{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,9]],"date-time":"2026-10-09T15:50:59Z","timestamp":1791561059962,"version":"4.3.4"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/tdmrep.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tvlsi.2014.2312431","type":"journal-article","created":{"date-parts":[[2014,4,11]],"date-time":"2014-04-11T14:03:01Z","timestamp":1397224981000},"page":"435-443","source":"Crossref","is-referenced-by-count":5,"title":["Low-Cost On-Chip Clock Jitter Measurement Scheme"],"prefix":"10.1109","volume":"23","author":[{"given":"Martin","family":"Oma\u00f1a","sequence":"first","affiliation":[{"name":"University of Bologna","place":["Bologna, Italy"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniele","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna","place":["Bologna, Italy"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniele","family":"Giaffreda","sequence":"additional","affiliation":[{"name":"University of Bologna","place":["Bologna, Italy"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cecilia","family":"Metra","sequence":"additional","affiliation":[{"name":"University of Bologna","place":["Bologna, Italy"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T. M.","family":"Mak","sequence":"additional","affiliation":[{"name":"GlobalFoundries","place":["Sunnyvale, CA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Asifur","family":"Rahman","sequence":"additional","affiliation":[{"name":"Intel Corporation","place":["Portland, OR, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Simon","family":"Tam","sequence":"additional","affiliation":[{"name":"Intel Corporation","place":["Santa Clara, CA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","first-page":"327","author":"weste","year":"1993","journal-title":"Principles of CMOS VLSI Design A Systems Perspective"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/el:19971298"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.52"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270826"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref13","first-page":"484","article-title":"A time and frequency measurement method based on delay-chain technique","author":"wang","year":"2008","journal-title":"Proc IEEE Int Freq Control Symp"},{"key":"ref14","first-page":"1","article-title":"An all-digital on-chip jitter measurement circuit in 65 nm CMOS technology","author":"chung","year":"2011","journal-title":"Proc IEEE Int Symp VLSI Des Autom Test"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211655"},{"key":"ref16","author":"samaan","year":"2003","journal-title":"Parameter Variation Probing Technique"},{"key":"ref17","first-page":"216","article-title":"A production IR-drop screen on a chip","author":"abuhamdeh","year":"2000","journal-title":"Proc IEEE Des Test Comput"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.51"},{"key":"ref19","first-page":"265","article-title":"On-die ring oscillator based measurement scheme for process parameter variations and clock jitter","author":"oma\u00f1a","year":"2010","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref28","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700707"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.375961"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2005.855104"},{"key":"ref6","year":"2007","journal-title":"Finding Sources of Jitter With Real-Time Jitter Analysis"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118068"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821937"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2005.863244"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.53"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/DFTVS.2004.1347841","article-title":"Fast and low-cost clock deskew buffer","author":"oma\u00f1a","year":"2004","journal-title":"Proc 19th IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref20","year":"2005","journal-title":"Jitter Fundamentals"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852704"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923425"},{"key":"ref24","first-page":"43","article-title":"Modeling and measurement of supply noise induced jitter in a 12.8 Gbps single-ended memory interface","author":"lan","year":"2012","journal-title":"Proc IEEE 21st Conf EPEPS"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/OLT.2004.1319671","article-title":"Impact of ECCs on simultaneously switching output noise for on-chip busses of high reliability systems [error correcting codes]","author":"rossi","year":"2004","journal-title":"Proc IEEE 10th On-Line Testing Symp"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.11"},{"key":"ref25","first-page":"200","article-title":"Simultaneous switching noise impact to signal eye diagram on high-speed I\/O","author":"chan","year":"2012","journal-title":"Proc IEEE 4th ASQED"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7046457\/06787039.pdf?arnumber=6787039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,9]],"date-time":"2026-10-09T15:11:24Z","timestamp":1791558684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6787039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2312431","relation":{},"ISSN":["1557-9999","1063-8210"],"issn-type":[{"value":"1557-9999","type":"electronic"},{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}