{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:07:04Z","timestamp":1781885224700,"version":"3.54.5"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council of Taiwan","doi-asserted-by":"publisher","award":["101-2221-E-011-168"],"award-info":[{"award-number":["101-2221-E-011-168"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tvlsi.2014.2313131","type":"journal-article","created":{"date-parts":[[2014,4,8]],"date-time":"2014-04-08T17:20:08Z","timestamp":1396977608000},"page":"567-574","source":"Crossref","is-referenced-by-count":30,"title":["Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line"],"prefix":"10.1109","volume":"23","author":[{"given":"Chia-Yu","family":"Yao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yung-Hsiang","family":"Ho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Yao","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rong-Jyi","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843596"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2048379"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092996"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004532"},{"key":"ref3","first-page":"306","article-title":"A 40-to-800 MHz locking multiphase DLL","author":"kim","year":"2007","journal-title":"Proc IEEE Int Solid-State Circ Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774895"},{"key":"ref7","first-page":"421","article-title":"A wide-range all-digital multiphase DLL with supply noise tolerance","author":"chae","year":"2008","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880609"},{"key":"ref1","year":"2003","journal-title":"Intelligent Energy Management An SoC Design Based on ARM926EJ-S"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835809"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7046457\/06784376.pdf?arnumber=6784376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:01Z","timestamp":1641987661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6784376"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":13,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2313131","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}