{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:42:35Z","timestamp":1761648155958,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61176023","61234002"],"award-info":[{"award-number":["61176023","61234002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Laboratory of Application-Specific Integrated Circuit and System","award":["11MS005"],"award-info":[{"award-number":["11MS005"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tvlsi.2014.2316514","type":"journal-article","created":{"date-parts":[[2014,5,6]],"date-time":"2014-05-06T14:05:19Z","timestamp":1399385119000},"page":"692-701","source":"Crossref","is-referenced-by-count":15,"title":["A 65 nm Cryptographic Processor for High Speed Pairing Computation"],"prefix":"10.1109","volume":"23","author":[{"family":"Jun Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yang Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhiyi Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaoyang Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2034881"},{"key":"ref11","first-page":"21","article-title":"High-speed software implementation of the optimal ate pairing over Barreto—Naehrig curves","author":"beuchat","year":"2010","journal-title":"Proc 4th Int Conf Pairing-Based Cryptography"},{"key":"ref12","first-page":"48","article-title":"Faster explicit formulas for computing pairings over ordinary curves","author":"aranha","year":"2011","journal-title":"Proc 30th Annu Int Conf Theory Appl Cryptographic Eurocrypt"},{"key":"ref13","first-page":"25","article-title":"A 2.4 GHz 256\/1024-bit encryption accelerator reconfigurable Montgomery multiplier in 90 nm CMOS","author":"mathew","year":"2007","journal-title":"Proc 20th IEEE Int SOC Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465359"},{"key":"ref4","first-page":"421","article-title":"FPGA implementation of pairings using residue number system and lazy reduction","author":"cheung","year":"2011","journal-title":"Proc 13th Int Workshop CHES"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17455-1_28"},{"key":"ref6","first-page":"254","article-title":"Designing an ASIP for cryptographic pairings over Barreto–Naehrig curves","author":"kammler","year":"2011","journal-title":"Proc CHES"},{"key":"ref5","first-page":"240","article-title":"Faster Fp-arithmetic for cryptographic pairings on Barreto–Naehrig curves","author":"fan","year":"2009","journal-title":"Proc 11th Int Workshop CHES"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030567"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.78"},{"key":"ref2","first-page":"18","article-title":"An identity-based signature from gap Diffie-Hellman groups","author":"choon","year":"2003","journal-title":"Proc 6th Int Workshop Pract Theory Public Key—PKC"},{"key":"ref1","first-page":"213","article-title":"Identity-based encryption from the weil pairing","author":"boneh","year":"2001","journal-title":"Proc 21st Annu Int Cryptol Conf Adv Cryptol —CRYPTO"},{"key":"ref9","first-page":"217","article-title":"An 800 Mhz cryptographic pairing processor in 65 nm CMOS","author":"li","year":"2012","journal-title":"Proc IEEE A-SSCC"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7063292\/06810906.pdf?arnumber=6810906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:46Z","timestamp":1641987706000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6810906"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":14,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2316514","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}