{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T23:54:57Z","timestamp":1772063697576,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tvlsi.2014.2316733","type":"journal-article","created":{"date-parts":[[2014,4,30]],"date-time":"2014-04-30T18:02:53Z","timestamp":1398880973000},"page":"642-653","source":"Crossref","is-referenced-by-count":22,"title":["Algorithm and Architecture for a Low-Power Content-Addressable Memory Based on Sparse Clustered Networks"],"prefix":"10.1109","volume":"23","author":[{"given":"Hooman","family":"Jarollahi","sequence":"first","affiliation":[]},{"given":"Vincent","family":"Gripon","sequence":"additional","affiliation":[]},{"given":"Naoya","family":"Onizawa","sequence":"additional","affiliation":[]},{"given":"Warren J.","family":"Gross","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.62138"},{"key":"ref32","first-page":"464","article-title":"An AND-type match-line scheme for energy-efficient content addressable memories","volume":"1","author":"wang","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619397"},{"key":"ref30","first-page":"208","article-title":"A 143 MHz 1.1 W 4.5 Mb dynamic TCAM with hierarchical searching and shift redundancy architecture","volume":"1","author":"noda","year":"2004","journal-title":"Proc IEEE ISSCC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249423"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.509851"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/78.134438"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1145\/263272.263332","article-title":"Reducing TLB power requirements","author":"juan","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000595"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GREENCOMP.2010.5598277"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2163205"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.25"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809515"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915514"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249423"},{"key":"ref4","first-page":"1877","article-title":"Design of multi-field IPv6 packet classifiers using ternary CAMs","volume":"3","author":"huang","year":"2001","journal-title":"Proc IEEE Global Telecommun Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.802001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.1996.546878"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831433"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/83.887981"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017009"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1109\/30.320807","article-title":"CAM-based VLSI architectures for dynamic Huffman coding","volume":"40","author":"liu","year":"1994","journal-title":"IEEE Trans Consum Electron"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887813"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1993.693058"},{"key":"ref1","first-page":"83","article-title":"A 128 $\\,\\times\\,$ 128 b high-speed wide-and match-line content addressable memory in 32 nm CMOS","author":"agarwal","year":"2011","journal-title":"Proc ESSCIRC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2146789"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271922"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ITA.2012.6181790"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2013.6737140"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638110"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567594"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.79.8.2554"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7063292\/06808477.pdf?arnumber=6808477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:46Z","timestamp":1642005706000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6808477"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":35,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2316733","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}