{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:55:53Z","timestamp":1773406553391,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Key Science and Technology Projects"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tvlsi.2014.2318374","type":"journal-article","created":{"date-parts":[[2014,5,9]],"date-time":"2014-05-09T18:07:36Z","timestamp":1399658856000},"page":"664-677","source":"Crossref","is-referenced-by-count":19,"title":["A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks"],"prefix":"10.1109","volume":"23","author":[{"family":"Guoyue Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhaolin Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Fang Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shaojun Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","first-page":"179","article-title":"StreamIt: A language for streaming applications","author":"thies","year":"2002","journal-title":"Proc Int Conf CC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1178875"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871763"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2159280"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2012.01.001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-011-0676-3"},{"key":"ref19","first-page":"63","article-title":"A 4.6 Tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS","author":"kumar","year":"2007","journal-title":"Proc 25th ICCD"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492738"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140384"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048402"},{"key":"ref29","author":"dick","year":"2013","journal-title":"E3S Benchmark"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.238"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref2","first-page":"88","article-title":"TILE64 processor: A 64-core SoC with mesh interconnect","author":"bell","year":"2008","journal-title":"Proc ISSCC"},{"key":"ref9","first-page":"352","article-title":"Energy- and performance-driven customized architecture synthesis using a decomposition approach","author":"ogras","year":"2005","journal-title":"Proc DATE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.53"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669145"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378647"},{"key":"ref24","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2043662.2043669"},{"key":"ref26","first-page":"338","article-title":"Fibonaci heaps and their users in improved network optimization algorithms","author":"fredman","year":"1984","journal-title":"Proc Annu Symp FOCS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228430"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7063292\/06813634.pdf?arnumber=6813634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:46Z","timestamp":1642005706000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6813634"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":32,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2318374","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}