{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T11:35:45Z","timestamp":1770896145621,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"research","award":["GRF620911"],"award-info":[{"award-number":["GRF620911"]}]},{"name":"research","award":["GRF620512"],"award-info":[{"award-number":["GRF620512"]}]},{"name":"research","award":["DAG11EG05S"],"award-info":[{"award-number":["DAG11EG05S"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tvlsi.2014.2319089","type":"journal-article","created":{"date-parts":[[2014,5,14]],"date-time":"2014-05-14T18:02:04Z","timestamp":1400090524000},"page":"678-691","source":"Crossref","is-referenced-by-count":24,"title":["An Inter\/Intra-Chip Optical Network for Manycore Processors"],"prefix":"10.1109","volume":"23","author":[{"family":"Xiaowen Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiang Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yaoyao Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xuan Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahdi","family":"Nikdast","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhehui Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhe Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1364\/OE.18.000204"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1364\/OE.17.022484"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.32"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1364\/OE.21.016075"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1364\/OL.36.003614"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2020712"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.49"},{"key":"ref36","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2157157"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2220573"},{"key":"ref10","first-page":"1","article-title":"A 1550 nm, 10 Gbps monolithic optical receiver in 130 nm CMOS with integrated Ge waveguide photodetector","author":"masini","year":"2007","journal-title":"Proc 4th IEEE Int Conf Group IV Photonics"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1364\/OE.17.017547"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PHOSST.2010.5553679"},{"key":"ref12","article-title":"InP-based long wavelength VCSEL using high contrast grating","author":"rao","year":"2012"},{"key":"ref13","first-page":"492","article-title":"Leveraging optical technology in future bus-based chip multiprocessors","author":"kirman","year":"2006","journal-title":"Proc 39th Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995941"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484059"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071460"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630060"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995949"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537892"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2004.833263"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555809"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2006.870127"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/966763.966764"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416626"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1117\/12.468494"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815977"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.13"},{"key":"ref2","first-page":"153","article-title":"Corona: System implications of emerging nanophotonic technology","author":"vantrease","year":"2008","journal-title":"Proc 35th ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/nature03569"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999962"},{"key":"ref22","first-page":"1","article-title":"Optical ring network-on-chip (ORNoC): Architecture and design methodology","author":"beux","year":"2011","journal-title":"Proc DATE Exhib Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2006.870978"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.183"},{"key":"ref41","first-page":"1","article-title":"10 Gbps VCSELs with high single mode output in 1310 nm and 1550 nm wavelength bands","author":"syrbu","year":"2008","journal-title":"Proc OFC\/NFOEC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304595"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/2944.826873"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2004.833260"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.007489"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271789"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7063292\/06815717.pdf?arnumber=6815717","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:46Z","timestamp":1642005706000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6815717"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":44,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2319089","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}