{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T13:35:02Z","timestamp":1774877702872,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Science and Technology Support Program of China","award":["2012BAK24B01"],"award-info":[{"award-number":["2012BAK24B01"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tvlsi.2014.2319335","type":"journal-article","created":{"date-parts":[[2014,5,19]],"date-time":"2014-05-19T18:04:53Z","timestamp":1400522693000},"page":"973-977","source":"Crossref","is-referenced-by-count":54,"title":["A Combined SDC-SDF Architecture for Normal I\/O Pipelined Radix-2 FFT"],"prefix":"10.1109","volume":"23","author":[{"given":"Zeke","family":"Wang","sequence":"first","affiliation":[]},{"given":"Xue","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Bingsheng","family":"He","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676458"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008074"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1631\/jzus.C1000234"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/29.45545"},{"key":"ref14","first-page":"257","article-title":"Designing pipeline FFT processor for OFDM (de)modulation","volume":"29","author":"he","year":"1998","journal-title":"Proc URSI ISSSE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el:20052597"},{"key":"ref16","first-page":"520","article-title":"Area and power efficient pipeline FFT algorithm","author":"oh","year":"2005","journal-title":"Proc IEEE Workshop Signal Process Syst Design and Implementation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182068"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223800"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2009.2016276"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.901635"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852007"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1205450"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2048373"},{"key":"ref8","article-title":"Applications of digital signal processing to radar","author":"mcclellan","year":"1978","journal-title":"Theory and Applications of Digital Signal Processing"},{"key":"ref7","first-page":"960","article-title":"A high-speed, four-parallel radix-24 FFT processor for UWB applications","author":"shin","year":"2008","journal-title":"Proc IEEE ISCAS"},{"key":"ref2","author":"cioffi","year":"1997","journal-title":"The Communications Handbook"},{"key":"ref9","first-page":"604","author":"rabiner","year":"1975","journal-title":"Theory and Application of Digital Signal Processing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1985.1096357"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886407"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875306"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147338"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"ref26","author":"gold","year":"1969","journal-title":"Digital Signal Processing"},{"key":"ref25","author":"weste","year":"2005","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7091984\/06818427.pdf?arnumber=6818427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:40:56Z","timestamp":1642005656000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6818427"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2319335","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}