{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:22Z","timestamp":1740133282485,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"Japan Science and Technology"},{"DOI":"10.13039\/501100003050","name":"Ministry of Economy, Trade and Industry","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003050","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Starc and VLSI Design and Education Center"},{"name":"Grant-in-Aid for Young Scientist (B)","award":["24760266"],"award-info":[{"award-number":["24760266"]}]},{"name":"Grant-in-Aid for Scientific Research (S)","award":["20226009","25220906"],"award-info":[{"award-number":["20226009","25220906"]}]},{"name":"University of Tokyo in collaboration with Cadence Design Systems, Inc"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tvlsi.2014.2321393","type":"journal-article","created":{"date-parts":[[2015,1,23]],"date-time":"2015-01-23T22:25:35Z","timestamp":1422051935000},"page":"1145-1149","source":"Crossref","is-referenced-by-count":6,"title":["A CMOS PWM Transceiver Using Self-Referenced Edge Detection"],"prefix":"10.1109","volume":"23","author":[{"given":"Kiichi","family":"Niitsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuke","family":"Osawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naohiro","family":"Harigai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daiki","family":"Hirabayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osamu","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro J.","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haruo","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"192","article-title":"An 8.5 mW, 0.07 mm $^{2}$ ADPLL in 28 nm CMOS with sub-ps resolution TDC and < 230 fs RMS jitter","author":"shen","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494094"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043461"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320971"},{"key":"ref4","article-title":"Charge-conserved analog-to-time converter for a large-scale CMOS bionsensor array","author":"takihi","year":"2014","journal-title":"Proc IEEE Int Symp Circuits and Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.915134"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211655"},{"key":"ref5","first-page":"114","article-title":"A 0.5 V $4.95~\\mu $ W 11.8 fps PWM CMOS imager with 82 dB dynamic range and 0.055 % fixed-pattern noise","author":"chung","year":"2012","journal-title":"Proc IEEE ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243830"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.585289"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903038"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.953478"},{"key":"ref9","first-page":"98","article-title":"A digitally stabilized type-III PLL using ring VCO with 1.01 psrms integrated jitter in 65 nm CMOS","author":"sai","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7110706\/06822641.pdf?arnumber=6822641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:03Z","timestamp":1642004943000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6822641"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":13,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2321393","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}