{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,14]],"date-time":"2026-05-14T00:05:46Z","timestamp":1778717146078,"version":"3.51.4"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National 863 Program","award":["2013AA013202"],"award-info":[{"award-number":["2013AA013202"]}]},{"name":"Chongqing","award":["cstc2012ggC40005"],"award-info":[{"award-number":["cstc2012ggC40005"]}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"crossref","award":["61173014"],"award-info":[{"award-number":["61173014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1015802"],"award-info":[{"award-number":["CNS-1015802"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tvlsi.2014.2321571","type":"journal-article","created":{"date-parts":[[2014,5,23]],"date-time":"2014-05-23T19:03:05Z","timestamp":1400871785000},"page":"654-663","source":"Crossref","is-referenced-by-count":26,"title":["Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems"],"prefix":"10.1109","volume":"23","author":[{"family":"Jingtong Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Mimi Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chen Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qingfeng Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H.-M","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","year":"2014","journal-title":"LINDO"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"ref10","first-page":"1","article-title":"Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory","author":"hu","year":"2011","journal-title":"Proc DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837363"},{"key":"ref12","first-page":"148","article-title":"A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM)","author":"chen","year":"2010","journal-title":"Proc DATE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456923"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.40"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785503"},{"key":"ref19","first-page":"131","article-title":"Optimal scheduling to minimize non-volatile memory access time with hardware cache","author":"tseng","year":"2010","journal-title":"Proc 18th IEEE\/IFIP VLSI-SoC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"521","DOI":"10.3233\/EMC-2005-00051","article-title":"Heap data allocation to scratch-pad memory in embedded systems","volume":"1","author":"dominguez","year":"2005","journal-title":"J Embed Comput"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref29","year":"2014","journal-title":"CACTI"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1145\/1629911.1630086","article-title":"pdram: a hybrid pram and dram main memory system","author":"dhiman","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref8","year":"2014","journal-title":"Freescale 5XX Controllers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024738"},{"key":"ref2","year":"2014","journal-title":"ATMEL"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097307"},{"key":"ref1","year":"2014","journal-title":"ARM Cortex-M Series"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762715"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.90"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2010.20"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024819"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/951746.951747"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7063292\/06820777.pdf?arnumber=6820777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T02:32:43Z","timestamp":1746239563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6820777"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":32,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2321571","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}