{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:54Z","timestamp":1759146354651},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"IT Research and Development Program of MKE\/KEIT","award":["10039174"],"award-info":[{"award-number":["10039174"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tvlsi.2014.2321897","type":"journal-article","created":{"date-parts":[[2015,1,24]],"date-time":"2015-01-24T04:21:14Z","timestamp":1422073274000},"page":"752-765","source":"Crossref","is-referenced-by-count":4,"title":["Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory"],"prefix":"10.1109","volume":"23","author":[{"family":"Heechai Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jisu Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hanwool Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Young Hwi Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seong-Ook Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TCSII.2008.923411","article-title":"Numerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation","volume":"55","author":"nho","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:20070394"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405677"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.73"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906995"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863189"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751865"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.645062"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref4","first-page":"19","article-title":"Embedded SRAM trend in nano-scale CMOS","author":"yamauchi","year":"2007","journal-title":"Proc IEEE Int Workshop MTDT"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref6","first-page":"347","article-title":"Variability in sub-100 nm SRAM designs","author":"heald","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909792"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref9","first-page":"21","article-title":"SRAM yield estimation in the early stage of the design cycle","author":"kim","year":"1997","journal-title":"Proc Int Workshop Memory Technol Design Testing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.711362"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016633"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICETET.2010.102"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.103"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"ref23","author":"papoulis","year":"2002","journal-title":"Probability Random Variables and Stochastic Process"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.880315"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7063292\/06822613.pdf?arnumber=6822613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:46Z","timestamp":1642005706000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6822613"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2321897","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}