{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T13:14:24Z","timestamp":1780665264158,"version":"3.54.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tvlsi.2014.2322138","type":"journal-article","created":{"date-parts":[[2014,6,24]],"date-time":"2014-06-24T18:23:24Z","timestamp":1403634204000},"page":"801-809","source":"Crossref","is-referenced-by-count":5,"title":["Watermarking in Hard Intellectual Property for Pre-Fab and Post-Fab Verification"],"prefix":"10.1109","volume":"23","author":[{"given":"Debasri","family":"Saha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Susmita","family":"Sur-Kolay","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1145\/1629911.1630091","article-title":"hardware trojan horse detection using gate-level characterization","author":"potkonjak","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2181500"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2012.10.004"},{"key":"ref13","first-page":"724","article-title":"Investigating the impact of fill metal on crosstalk-induced delay and noise","author":"nieuwoudty","year":"2008","journal-title":"Proc 9th ISQED"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907061"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.511579"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref17","author":"bushnel","year":"2000","journal-title":"Esentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"key":"ref19","first-page":"98","article-title":"Models of process variations in device and interconnect","author":"boning","year":"2000","journal-title":"Proc Design High-Perform Microprocessor Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.52"},{"key":"ref3","first-page":"218","article-title":"A watermarking system for IP protection by a post layout incremental router","author":"nie","year":"2005","journal-title":"Proc 42nd Design Autom Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098131"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2035415"},{"key":"ref8","first-page":"8","article-title":"At-speed delay characterization for IC authentication and Trojan horse detection","author":"li","year":"2008","journal-title":"Proc IEEE Int Workshop HOST"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1502781.1502786"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.200"},{"key":"ref1","author":"qu","year":"2003","journal-title":"Intellectual Property Protection in VLSI Designs Theory and Practice"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.11"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090709"},{"key":"ref21","year":"2013","journal-title":"JTAG Tutorial"},{"key":"ref24","article-title":"Modern thermocouples and a high-resolution delta-sigma ADC enable high-precision temperature measurement","author":"mirza","year":"2011","journal-title":"EE Times Mag"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743141"},{"key":"ref25","year":"0","journal-title":"MentorGraphics"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7091984\/06842690.pdf?arnumber=6842690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:40:57Z","timestamp":1642005657000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6842690"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2322138","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}