{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T22:28:38Z","timestamp":1767824918723,"version":"3.49.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tvlsi.2014.2322511","type":"journal-article","created":{"date-parts":[[2014,5,23]],"date-time":"2014-05-23T19:03:05Z","timestamp":1400871785000},"page":"1160-1164","source":"Crossref","is-referenced-by-count":11,"title":["On the Nonvolatile Performance of Flip-Flop\/SRAM Cells With a Single MTJ"],"prefix":"10.1109","volume":"23","author":[{"given":"Ke","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2021263"},{"key":"ref12","article-title":"Process variability in sub-16nm bulk CMOS technology","author":"rubio","year":"2012"},{"key":"ref13","article-title":"Memristor materials engineering: From flash replacement towards a universal memory","author":"nickel","year":"2011","journal-title":"Proc IEEE IEDM Adv Memory Technol Workshop"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339206"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765510"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894617"},{"key":"ref2","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.11"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7110706\/06820741.pdf?arnumber=6820741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:06:03Z","timestamp":1642003563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6820741"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":13,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2322511","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}