{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,30]],"date-time":"2026-09-30T23:28:27Z","timestamp":1790810907156,"version":"4.1.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tvlsi.2014.2323976","type":"journal-article","created":{"date-parts":[[2014,6,4]],"date-time":"2014-06-04T18:05:02Z","timestamp":1401905102000},"page":"819-830","source":"Crossref","is-referenced-by-count":80,"title":["Obfuscating DSP Circuits via High-Level Transformations"],"prefix":"10.1109","volume":"23","author":[{"given":"Yingjie","family":"Lao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"batra","year":"2005","journal-title":"Methodology for Protection and Licensing of HDL IP"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.54"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865256"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.48830"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/29.32286"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.109555"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.73588"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/31.135746"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/31.75394"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144266"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2012.6488967"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.945306"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513115"},{"key":"ref29","first-page":"674","article-title":"Remote activation of ICs for piracy prevention and digital right management","author":"alkabani","year":"2007","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1145\/277044.277240","article-title":"Watermarking techniques for intellectual property protection","author":"kahng","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2135868"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref9","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Security Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542135"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.805752"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/82.260240"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842935"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.365120"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/78.852021"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268658"},{"key":"ref25","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7091984\/06825872.pdf?arnumber=6825872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:40:56Z","timestamp":1642005656000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6825872"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":29,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2323976","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}