{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:41:43Z","timestamp":1774964503402,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1116171"],"award-info":[{"award-number":["CNS-1116171"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1064976"],"award-info":[{"award-number":["CCF-1064976"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tvlsi.2014.2326797","type":"journal-article","created":{"date-parts":[[2014,7,2]],"date-time":"2014-07-02T14:24:26Z","timestamp":1404311066000},"page":"1170-1174","source":"Crossref","is-referenced-by-count":32,"title":["Read Performance: The Newest Barrier in Scaled STT-RAM"],"prefix":"10.1109","volume":"23","author":[{"given":"Yaojun","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548588"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391540"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840847"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.62.570"},{"key":"ref15","article-title":"CACTI 3.0: An integrated cache timing, power, and area model","author":"shivakumar","year":"2001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref17","author":"thoziyoor","year":"2008"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1145\/1167515.1167488","article-title":"The DaCapo benchmarks: Java benchmarking development and analysis","volume":"41","author":"blackburn","year":"2006","journal-title":"ACM SIGPLAN Notices"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"ref3","first-page":"380","article-title":"PreSET: Improving performance of phase change memories by exploiting asymmetry in write times","author":"qureshi","year":"2012","journal-title":"Proc 39th ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.actamat.2012.10.036"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333673"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref20","first-page":"316","article-title":"Splash 2","author":"arnold","year":"1992","journal-title":"Proc 4th IEEE SPAWC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7110706\/06847739.pdf?arnumber=6847739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T21:26:08Z","timestamp":1771449968000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6847739\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2326797","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}