{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:43:18Z","timestamp":1761648198394,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Brazilian Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tvlsi.2014.2330742","type":"journal-article","created":{"date-parts":[[2014,7,2]],"date-time":"2014-07-02T14:24:26Z","timestamp":1404311066000},"page":"893-904","source":"Crossref","is-referenced-by-count":16,"title":["Fine-Grained Fast Field-Programmable Gate Array Scrubbing"],"prefix":"10.1109","volume":"23","author":[{"given":"Gabriel Luca","family":"Nazar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonardo Pereira","family":"Santos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662506"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378216"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.678870"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303127"},{"journal-title":"Virtex-5 FPGA Configuration User Guide","year":"2012","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2010.5669477"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272319"},{"key":"ref17","first-page":"149","article-title":"Exploiting modified placement and hard-wired resources to provide high reliability in FPGAs","author":"nazar","year":"2012","journal-title":"Proc Int Symp Field-Program Custom Comput Mach (FCCM)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569377"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645533"},{"journal-title":"Kirill Minkovich's Home Page","year":"2010","author":"minkovich","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.854207"},{"journal-title":"Incremental Design Reuse with Partitions","year":"2007","author":"zeh","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.898279"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.281"},{"journal-title":"Virtex-5 FPGA User Guide","year":"2012","key":"ref29"},{"journal-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration","year":"2000","author":"carmichael","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.84898"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233007"},{"journal-title":"Med","year":"2014","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.76285"},{"journal-title":"Aerospace and Defense","year":"2014","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2012.6353715"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/54.57909"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.4153\/CJM-1965-045-4"},{"journal-title":"Neural Networks A Comprehensive Foundation","year":"1998","author":"haykin","key":"ref24"},{"journal-title":"XUPV5-LX110T","year":"2014","key":"ref23"},{"journal-title":"Constraints guide","year":"2011","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2011.06.003"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7091984\/06847718.pdf?arnumber=6847718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:57Z","timestamp":1641987657000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6847718"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":29,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2330742","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}