{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:00:56Z","timestamp":1771657256920,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"HPI Institute"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tvlsi.2014.2331331","type":"journal-article","created":{"date-parts":[[2014,7,10]],"date-time":"2014-07-10T18:28:34Z","timestamp":1405016914000},"page":"1040-1049","source":"Crossref","is-referenced-by-count":10,"title":["Eleven Ways to Boost Your Synchronizer"],"prefix":"10.1109","volume":"23","author":[{"given":"Salomon","family":"Beer","sequence":"first","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"2006","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref38","first-page":"569","article-title":"High performance CMOS variability in the 65 nm regime and beyond","author":"nassif","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref33","first-page":"1297","article-title":"Metastability challenges for 65 nm and beyond; simulation and measurements","author":"beer","year":"2013","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.11"},{"key":"ref31","first-page":"407","article-title":"Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET’s at the 25 nm channel length generation","author":"wong","year":"1998","journal-title":"IEEE Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.810888"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.11"},{"key":"ref36","first-page":"436","article-title":"Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing","author":"srichotiyakul","year":"1999","journal-title":"Proc 36th Conf Design Automation (DAC)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"ref34","article-title":"Supply voltage and temperature variations in synchronization circuits","author":"beer","year":"2013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.75145"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902207"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1109\/ICCD.1995.528821","article-title":"Rational clocking [digital systems design]","author":"sarmenta","year":"1995","journal-title":"Proc IEEE Int Conf Comput Design VLSI Comput Process (ICCD)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.20"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295189"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/9780470517147"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.953485"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref18","article-title":"A modified scan-D flip-flop design to reduce test power","author":"ganesan","year":"2008","journal-title":"Proc 15th IEEE\/TTTC Int Test Synth Workshop (ITSW)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2004.1345229"},{"key":"ref28","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2277872"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"ref6","first-page":"109","article-title":"A flexible interface for rationally related frequencies","author":"chabloz","year":"2009","journal-title":"Proc Int Conf Comput Design (ICCD)"},{"key":"ref29","first-page":"247","article-title":"A 45 nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.203"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-006-7843-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.19"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/49.62819"},{"key":"ref9","first-page":"188","article-title":"Adaptive synchronization","author":"kol","year":"1998","journal-title":"Proc Int Conf Comput Design (ICCD)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.1361065"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.8"},{"key":"ref22","year":"2014","journal-title":"UMC 28 nm Document Description"},{"key":"ref21","year":"2014","journal-title":"TSMC 28 nm Document Description"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895514"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1116\/1.589845"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.18"},{"key":"ref23","year":"2014","journal-title":"Global Foundries 28 nm Document Description"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.47"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1149\/2.F04131if","article-title":"Recent advances in high performance CMOS transistors: From planar to non-planar","author":"datta","year":"2013","journal-title":"Electrochem Soc Interface"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.19"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IWGI.2003.159201"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7110706\/06851932.pdf?arnumber=6851932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:06:03Z","timestamp":1642003563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6851932"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":45,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2331331","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}