{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T05:59:21Z","timestamp":1725343161175},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Center for Integrated Smart Sensors funded by the Ministry of Science, ICT & Future Planning as Global Frontier Project","award":["CISS-2011-0031868"],"award-info":[{"award-number":["CISS-2011-0031868"]}]},{"name":"Space Core Technology Development Program funded by the Ministry of Education, Science and Technology Ministry of Education, Science and Technology"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tvlsi.2014.2331354","type":"journal-article","created":{"date-parts":[[2014,8,20]],"date-time":"2014-08-20T21:04:48Z","timestamp":1408568688000},"page":"1103-1110","source":"Crossref","is-referenced-by-count":15,"title":["Power and Bandwidth Scalable 10-b 30-MS\/s SAR ADC"],"prefix":"10.1109","volume":"23","author":[{"given":"Byung-Geun","family":"Lee","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042246"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906186"},{"key":"ref33","first-page":"240","article-title":"A $0.13~\\mu$ m CMOS EDGE\/UMTS\/WLAN tri-mode $\\Delta \\Sigma $ S ADC with ?92dB THD","author":"christen","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234206"},{"key":"ref31","first-page":"176","article-title":"A multirate 3.4-to-6.8mW 85-to-66dB DR GSM\/bluetooth\/UMTS cascade DT $\\Delta \\Sigma$ M in 90 nm digital CMOS","author":"bos","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref30","first-page":"170","article-title":"A 66dB DR 1.2V 1.2mW single-amplifier double-sampling $2^{\\rm nd}$ -order $\\Delta \\Sigma$ S ADC for WCDMA in 90 nm CMOS","author":"koh","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332601"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820877"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2257491"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085910"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227605"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6045010"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819166"},{"key":"ref15","first-page":"38","article-title":"A 12 b 65 MSample\/s CMOS ADC with 82 dB SFDR at 120 MHz","author":"singer","year":"2000","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref16","first-page":"381","article-title":"An 8bit 0.35–0.8V 0.5–30MS\/s 2bit\/step SAR ADC with wide range threshold configuring comparator","author":"yoshioka","year":"2012","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref17","first-page":"266","article-title":"A 0.0058mm $^{2}~7.0$ ENOB 24MS\/s 17fJ\/conv. threshold configuring SAR ADC with source voltage shifting and interpolation technique","author":"yoshioka","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref18","first-page":"384","article-title":"A 10b 50MS\/s $820~\\mu$ W SAR ADC with on-chip digital calibration","author":"yoshioka","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref19","first-page":"386","article-title":"A 10b 100MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref28","first-page":"241","article-title":"A 1V 11fJ\/conversion-step 10bit 10MS\/s asynchronous SAR ADC in $0.18~\\mu$ m CMOS","author":"liu","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177096"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151450"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897157"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254551"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196732"},{"key":"ref8","first-page":"246","article-title":"A 9.4-ENOB 1V $3.8~\\mu$ W 100kS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.1642"},{"key":"ref2","first-page":"248","article-title":"A 14b 40MS\/s redundant SAR ADC with 480 MHz clock in 0.13pm CMOS","author":"hesener","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"},{"key":"ref1","first-page":"445","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108133"},{"key":"ref22","first-page":"246","article-title":"A 65 fJ\/conversion-step 0-to-50 MS\/s 0-to-0.7mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS","author":"craninckx","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217874"},{"key":"ref24","first-page":"264","article-title":"A 1-V, 8b, 40MS\/s, $113~\\mu$ W charge-recycling SAR ADC with a $14~\\mu$ W asynchronous controller","author":"tsai","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref23","first-page":"238","article-title":"An $820~\\mu$ W 9b 40MS\/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7110706\/06849464.pdf?arnumber=6849464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:06:03Z","timestamp":1642003563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6849464"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":40,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2331354","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}