{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T22:34:44Z","timestamp":1771454084194,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tvlsi.2014.2332538","type":"journal-article","created":{"date-parts":[[2014,9,8]],"date-time":"2014-09-08T16:58:07Z","timestamp":1410195487000},"page":"1005-1016","source":"Crossref","is-referenced-by-count":10,"title":["MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications"],"prefix":"10.1109","volume":"23","author":[{"given":"Somnath","family":"Paul","sequence":"first","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aswin","family":"Krishna","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenchao","family":"Qian","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Karam","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","year":"2014","journal-title":"Bad Block Management and ECC in Micron Single-Level Cell (SLC) NAND"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref12","year":"2014","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950481"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041556"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165232"},{"key":"ref16","year":"2014","journal-title":"CACTI 6 5"},{"key":"ref17","year":"2014","journal-title":"Assessment of the Potential & Maturity of Selected Emerging Research Memory Technologies"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref4","author":"kogge","year":"0","journal-title":"Exascale Computing Study Report"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086301"},{"key":"ref27","article-title":"RaPiD—Reconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"Proc Int Workshop Field Program Logic Applicat"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2008.494","article-title":"Extending Amdahl’s law for energy-efficient computing in the many-core era","volume":"41","author":"woo","year":"2008","journal-title":"IEEE Computer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088193"},{"key":"ref29","year":"2014","journal-title":"Stratix V Device Handbook"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"ref9","year":"2014","journal-title":"Final Report Processor-in-Memory (PIM) Based Architectures for PetaFlops Potential Massively Parallel Processing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"ref22","year":"2014","journal-title":"Micron 1Gb NAND Flash Data Sheet"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006437"},{"key":"ref24","year":"2014","journal-title":"Simplescalar Toolset V3 0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457154"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref25","year":"2014","journal-title":"CUDA and OpenCL"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7110706\/06891374.pdf?arnumber=6891374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T21:26:07Z","timestamp":1771449967000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6891374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2332538","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}