{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T14:25:16Z","timestamp":1785248716717,"version":"3.55.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Synopsys Inc., Mountain View, CA, USA, through Synopsys-IITKGP CAD Laboratory Projects"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tvlsi.2014.2333691","type":"journal-article","created":{"date-parts":[[2014,7,17]],"date-time":"2014-07-17T18:24:51Z","timestamp":1405621491000},"page":"1185-1195","source":"Crossref","is-referenced-by-count":19,"title":["Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment"],"prefix":"10.1109","volume":"23","author":[{"given":"Subhadip","family":"Kundu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Indranil","family":"Sengupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rohit","family":"Kapur","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","article-title":"On the generation of test patterns for combinational circuits","author":"lee","year":"1993"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012631"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386981"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437575"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.182"},{"key":"ref14","first-page":"1","article-title":"A complete test set to diagnose scan chain failures","author":"guo","year":"2007","journal-title":"Proc Int Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.20"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529892"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386946"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1992.232749"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512645"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.52"},{"key":"ref4","first-page":"157","article-title":"Quick scan chain diagnosis using signal profiling","author":"yang","year":"2005","journal-title":"Proc Int Conf Comput Design VLSI Comput Processors"},{"key":"ref27","first-page":"157","article-title":"Quick scan chain diagnosis using signal profiling","author":"yang","year":"2005","journal-title":"Proc IEEE Int Conf Int Conf Comput Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.335019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.36"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.970425"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479844"},{"key":"ref7","first-page":"1000","article-title":"Improving compressed test pattern generation for multiple scan chain failure diagnosis","author":"tang","year":"2009","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.32421"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810304"},{"key":"ref1","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639683"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732169"},{"key":"ref21","first-page":"134","article-title":"On identifying and bypassing faulty scan segments","author":"tekumulla","year":"2007","journal-title":"Proc North Atlantic Test Workshop"},{"key":"ref24","first-page":"268","article-title":"A technique for fault diagnosis of defects in scan chains","author":"guo","year":"2001","journal-title":"Proc Int Test Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250781"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364644"},{"key":"ref25","first-page":"1","article-title":"Jump simulation: A technique for fast and precise scan chain fault diagnosis","author":"kao","year":"2006","journal-title":"Proc Int Test Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7131599\/06858089.pdf?arnumber=6858089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:11Z","timestamp":1642003511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6858089"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":30,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2333691","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}