{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:18:57Z","timestamp":1780049937370,"version":"3.53.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"North Dakota EPSCoR","award":["FAR0022051"],"award-info":[{"award-number":["FAR0022051"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61204040"],"award-info":[{"award-number":["61204040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60976028"],"award-info":[{"award-number":["60976028"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Education of China, Ph.D. Programs Foundation","award":["20121103120018"],"award-info":[{"award-number":["20121103120018"]}]},{"name":"Plan Program of Beijing Education Science and Technology Committee","award":["JC002999201301"],"award-info":[{"award-number":["JC002999201301"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tvlsi.2014.2334136","type":"journal-article","created":{"date-parts":[[2014,7,25]],"date-time":"2014-07-25T18:32:31Z","timestamp":1406313151000},"page":"1196-1209","source":"Crossref","is-referenced-by-count":9,"title":["TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors"],"prefix":"10.1109","volume":"23","author":[{"given":"Na","family":"Gong","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinhui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shixiong","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramalingam","family":"Sridhar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"493","article-title":"An analytical model for negative bias temperature instability (NBTI)","author":"kumar","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref33","year":"2009","journal-title":"MOSIS Deep Design Rules"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2086500"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"ref37","year":"2010","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.01.028"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2002.1040854"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206793"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.79"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347948"},{"key":"ref13","first-page":"173","article-title":"Bypass aware instruction scheduling for register file power reduction","author":"part","year":"2006","journal-title":"Proc ACM SIGPLAN\/SIGBED Conf Lang Compil Tool Support Embedded Syst (LCTES)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000243"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.43"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.145"},{"key":"ref17","first-page":"114","article-title":"Reduce register files leakage through discharging cells","author":"jin","year":"2007","journal-title":"Proc Int Conf Comput Design (ICCD)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2011.02.004"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770695"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.0039"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2173220"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176878"},{"key":"ref6","first-page":"992","article-title":"Proactive recovery for BTI in high-k SRAM cells","author":"li","year":"2011","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2096112"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020860"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085113"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176811"},{"key":"ref2","first-page":"256","article-title":"A 4R2W register file for a 2.3 GHz wirespeed POWER processor with double-pumped write operation","author":"ditlow","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1582710.1582714"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158708"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.045"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2109973"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049038"},{"key":"ref24","year":"2008","journal-title":"Cacti5"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2008.4734563"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.249"},{"key":"ref26","year":"2008","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2064185"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7131599\/06866208.pdf?arnumber=6866208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:11Z","timestamp":1642003511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6866208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":42,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2334136","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}