{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T22:34:44Z","timestamp":1771454084613,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61234002"],"award-info":[{"award-number":["61234002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tvlsi.2014.2334693","type":"journal-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T14:20:56Z","timestamp":1406557256000},"page":"1365-1369","source":"Crossref","is-referenced-by-count":5,"title":["Design and Analysis of Highly Energy\/Area-Efficient Multiported Register Files With Read Word-Line Sharing Strategy in 65-nm CMOS Process"],"prefix":"10.1109","volume":"23","author":[{"given":"Xiaoyang","family":"Zeng","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuejun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Circuits and Systems, Ningbo University, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shujie","family":"Tan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Han","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xingxing","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Han","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"316","article-title":"A 200 mV to 1.2 V, 4.4 MHz to 6.3 GHz, $48 \\times 42$ b 1R\/1W programmable register file in 65 nm CMOS","author":"agarwal","year":"2007","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref3","first-page":"105","article-title":"A 32 nm 8.3 GHz 64-entry $\\times 32$ b variation tolerant near-threshold voltage register file","author":"agarwal","year":"2010","journal-title":"IEEE Very Large Scale Integration (VLSI) Circuits Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025591"},{"key":"ref6","first-page":"384","article-title":"A 32 b 64-word 9-read-port\/7-write-port pseudo dual-bank register file using copied memory cells for a multi-threaded processor","author":"sumita","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"35010","DOI":"10.1088\/1674-4926\/33\/3\/035010","article-title":"Robust and low power register file in 65 nm technology","volume":"33","author":"xingxing","year":"2012","journal-title":"J Semicond"},{"key":"ref5","first-page":"1785","article-title":"An 8.8 GHz 198 mW $16 \\times 64$ b 1R\/1W variation tolerant register file in 65 nm CMOS","author":"hsu","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.1355"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231031"},{"key":"ref9","first-page":"256","article-title":"A 4R2W register file for a 2.3 GHz wire-speed POWER processor with double-pumped write operation","author":"ditlow","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref1","first-page":"178","article-title":"A 280 mV-to-1.1V 256 b reconfigurable SIMD vector permutation engine with 2-dimensional shuffle in 22 nm CMOS","author":"hsu","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7131599\/06866902.pdf?arnumber=6866902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T21:26:10Z","timestamp":1771449970000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6866902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":12,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2334693","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}