{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T15:54:19Z","timestamp":1648914859099},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tvlsi.2014.2337661","type":"journal-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T18:31:29Z","timestamp":1406658689000},"page":"1210-1220","source":"Crossref","is-referenced-by-count":2,"title":["A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning"],"prefix":"10.1109","volume":"23","author":[{"given":"Mac Y. C.","family":"Kao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun-Ting","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Chieh","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","year":"0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843596"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119891"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.33"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.125"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2228144"},{"key":"ref13","first-page":"572","article-title":"Parity-based fault detection architecture of S-box for advanced encryption standard","author":"mozaffari-kermani","year":"2006","journal-title":"Proc 21st IEEE Int Symp DFT"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158595"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1190590"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221151"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221149"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654274"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535263"},{"key":"ref3","first-page":"575","article-title":"Statistical timing analysis driven post-silicon-tunable clock-tree synthesis","author":"tsai","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925776"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250096"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227749"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391525"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917960"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref1","first-page":"479","article-title":"Buffer insertion with accurate gate and interconnect delay computation","author":"alpert","year":"1999","journal-title":"Proc 36th ACM\/IEEE Conf Design Autom"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493984"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825121"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687500"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837457"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672552"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047994"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7131599\/06867307.pdf?arnumber=6867307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:11Z","timestamp":1642003511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6867307"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2337661","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}