{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:18Z","timestamp":1740133278509,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council of Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Economic Affairs, Taiwan","award":["NSC-101-2628-E-009-013-MY3","100-EC-17-A-01-S1-124"],"award-info":[{"award-number":["NSC-101-2628-E-009-013-MY3","100-EC-17-A-01-S1-124"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tvlsi.2014.2338309","type":"journal-article","created":{"date-parts":[[2014,8,12]],"date-time":"2014-08-12T18:27:15Z","timestamp":1407868035000},"page":"1235-1244","source":"Crossref","is-referenced-by-count":4,"title":["An MPCN-Based BCH Codec Architecture With Arbitrary Error Correcting Capability"],"prefix":"10.1109","volume":"23","author":[{"given":"Chi-Heng","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Min","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsie-Chia","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yi","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024154"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272051"},{"key":"ref13","first-page":"426","article-title":"6.4 Gb\/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700273"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2161704"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230447"},{"journal-title":"Error Control Coding","year":"1983","author":"lin","key":"ref17"},{"journal-title":"Theory and Practice of Error Control Codes","year":"1983","author":"blahut","key":"ref18"},{"journal-title":"Discrete-Time Signal Processing","year":"1999","author":"oppenheim","key":"ref19"},{"key":"ref4","first-page":"436","article-title":"128 Gb 3b\/cell NAND flash memory in 19 nm technology with 18 MB\/s write rate and 400 Mb\/s toggle mode","author":"li","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref3","first-page":"430","article-title":"A 64 Gb 533 Mb\/s DDR interface MLC NAND flash in sub-20 nm technology","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170637"},{"key":"ref5","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref8","first-page":"147","article-title":"Codes corecteurs d’erreurs","volume":"2","author":"hocquenghem","year":"1959","journal-title":"Chiffres"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(60)90287-4"},{"key":"ref2","first-page":"442","article-title":"A 159 $\\mathrm{mm}^{2}~32$ nm 32 Gb MLC NAND-flash memory with 200 MB\/s asynchronous DDR interface","author":"kim","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917559"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2002.1031604"},{"key":"ref21","first-page":"171","article-title":"A long block length BCH decoder for DVB-S2 application","author":"lin","year":"2009","journal-title":"Proc Int Symp Integr Circuits (ISIC)"},{"journal-title":"Toshiba Introduces Double Data Rate Toggle Mode NAND in MLC and SLC Configurations","year":"2010","key":"ref23"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7131599\/06876147.pdf?arnumber=6876147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:11Z","timestamp":1642003511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6876147"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":23,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2338309","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}