{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,15]],"date-time":"2025-10-15T10:13:43Z","timestamp":1760523223379},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tvlsi.2014.2339892","type":"journal-article","created":{"date-parts":[[2014,8,6]],"date-time":"2014-08-06T18:22:53Z","timestamp":1407349373000},"page":"1429-1438","source":"Crossref","is-referenced-by-count":13,"title":["A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation"],"prefix":"10.1109","volume":"23","author":[{"given":"Sho","family":"Endo","sequence":"first","affiliation":[]},{"given":"Yang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[]},{"given":"Kazuo","family":"Sakiyama","sequence":"additional","affiliation":[]},{"given":"Kazuo","family":"Ohta","sequence":"additional","affiliation":[]},{"given":"Daisuke","family":"Fujimoto","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Nagata","sequence":"additional","affiliation":[]},{"given":"Toshihiro","family":"Katashita","sequence":"additional","affiliation":[]},{"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[]},{"given":"Takafumi","family":"Aoki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"292","article-title":"On the power of fault sensitivity analysis and collision side-channel attacks in a combined setting","volume":"lncs 6917","author":"moradi","year":"2011","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref11","first-page":"239","article-title":"A compact Rijndael hardware architecture with S-box optimization","volume":"lncs 2248","author":"satoh","year":"2001","journal-title":"Proc Advances in Cryptology (ASIACRYPT)"},{"key":"ref12","year":"2014","journal-title":"Cryptographic Hardware Project"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E95.A.234"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2012.12"},{"key":"ref15","article-title":"Designing a 3 Ghz, 130 nm, Intel pentium processor","author":"deleganes","year":"2002","journal-title":"Symp VLSI Circuit Dig Tech Papers"},{"key":"ref16","first-page":"125","article-title":"Correlation-enhanced power analysis collision attack","volume":"lncs 6225","author":"moradi","year":"2010","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref17","article-title":"Collision timing attack when breaking 42 AES ASIC cores","author":"moradi","year":"2011","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref18","first-page":"189","article-title":"A design methodology for a DPA-resistant cryptographic LSI with RSL techniques","volume":"lncs 5747","author":"saeki","year":"2009","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref19","year":"2013","journal-title":"SASEBO Project Overview"},{"key":"ref4","first-page":"37","article-title":"On the importance of checking cryptographic protocols for faults","volume":"lncs 1233","author":"boneh","year":"1997","journal-title":"Proc Adv Cryptol (EUROCRYPT)"},{"key":"ref3","first-page":"251","article-title":"Electromagnetic analysis: Concrete results","volume":"lncs 2162","author":"gandolfi","year":"2001","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_7"},{"key":"ref5","first-page":"513","article-title":"Differential fault analysis of secret key cryptosystems","volume":"lncs 1294","author":"biham","year":"1997","journal-title":"Proc 17th Annu Int Cryptol Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2010.0238"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref2","first-page":"388","article-title":"Differential power analysis","volume":"lncs 1666","author":"kocher","year":"1999","journal-title":"Advances in Cryptology"},{"key":"ref1","first-page":"104","article-title":"Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems","volume":"lncs 1109","author":"kocher","year":"1996","journal-title":"Advances in Cryptology"},{"key":"ref9","first-page":"320","article-title":"Fault sensitivity analysis","volume":"lncs 6225","author":"li","year":"2010","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0022-y"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7164363\/06872596.pdf?arnumber=6872596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:09Z","timestamp":1642005729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6872596"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":20,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2339892","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}