{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:39:17Z","timestamp":1761323957887,"version":"3.37.3"},"reference-count":70,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union (EU) through the FP7 Programme, European Research Council, within the Multitherman Project","award":["291125"],"award-info":[{"award-number":["291125"]}]},{"name":"YINS Project, financed with a grant from the Swiss Nano-Tera.ch initiative, and evaluated by the Swiss National Science Foundation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tvlsi.2014.2340013","type":"journal-article","created":{"date-parts":[[2014,8,11]],"date-time":"2014-08-11T14:20:19Z","timestamp":1407766819000},"page":"1485-1498","source":"Crossref","is-referenced-by-count":5,"title":["A Modular Shared L2 Memory Design for 3-D Integration"],"prefix":"10.1109","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4934-0332","authenticated-orcid":false,"given":"Erfan","family":"Azarkhish","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref70","first-page":"33021-1","article-title":"Cost-driven mask strategies considering parametric yield, defectivity, and production volume","volume":"10","author":"jeong","year":"2011","journal-title":"J Micro\/Nanolithogr MEMS MOEMS"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248934"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575555"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379047"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977307"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038165"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053565"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.4"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898516"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702398"},{"journal-title":"Internal Communication with STMicroelectronics","year":"2013","key":"ref62"},{"journal-title":"Cortex-A12 The Successor to the Cortex-A9 is Available (in German)","year":"0","key":"ref61"},{"journal-title":"Estimating Bond Wire Current-Carrying Capacity","year":"2012","author":"shah","key":"ref63"},{"key":"ref28","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized EDRAM","author":"chang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297640"},{"key":"ref27","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2076841"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796516"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2176761"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2006.01.242"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1117\/12.485280"},{"journal-title":"3D IC & TSV Interconnects 2012 Business Update","year":"2012","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"journal-title":"High Performance DRAM Packaging Trends and Solutions","year":"2010","author":"crisp","key":"ref20"},{"key":"ref22","first-page":"991","article-title":"A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy","author":"loi","year":"2006","journal-title":"Proc 43rd ACM\/IEEE Design Autom Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"journal-title":"3D IC Supply Chain Still Under Construction","year":"2013","author":"jorgensen","key":"ref24"},{"key":"ref23","article-title":"DRAM scaling & bandwidth challenges","author":"sandhu","year":"2012","journal-title":"NSF Workshop on Emerging Technologies for Interconnects (WETI)"},{"key":"ref26","first-page":"342","article-title":"A 45 nm SOI embedded DRAM macro for POWER7TM 32 MB on-chip L3 cache","author":"barth","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref25","first-page":"230","article-title":"13.1 a 1 Gb 2 GHz embedded DRAM in 22 nm tri-gate CMOS technology","author":"hamzaoglu","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref50","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"ref51","first-page":"63","article-title":"A 4.6 Tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS","author":"kumar","year":"2007","journal-title":"Proc 25th ICCD"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2211050"},{"journal-title":"Thermal Management of 3-D stacked IC","year":"2010","author":"joshi","key":"ref58"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187081"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702379"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"ref54","first-page":"1","article-title":"3D-ICE: A compact thermal model for early-stage design of liquid-cooled ICs","volume":"62","author":"sridhar","year":"2013","journal-title":"IEEE Trans Comput"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183904"},{"key":"ref52","first-page":"496","article-title":"A 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O dram with $4\\times 128$ I\/Os using TSV-based stacking","author":"kim","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017750"},{"article-title":"TSV interposer: The most cost-effective integrator for 3D IC integration","year":"2011","author":"lau","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973028"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2013.0031"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2176353"},{"journal-title":"Snapdragon 800 Processors","year":"2013","key":"ref15"},{"journal-title":"Samsung Exynos 5 Octa Processors","year":"2013","key":"ref16"},{"journal-title":"Keystone II Multicore DSP","year":"2013","key":"ref17"},{"journal-title":"Emerging IC Packaging Technologies","year":"2012","author":"syed","key":"ref18"},{"article-title":"New 3D packaging approach for next generation high performance DRAM","year":"2012","author":"solberg","key":"ref19"},{"journal-title":"Freescale’s Redistributed Chip Packaging","year":"2013","key":"ref4"},{"journal-title":"3D IC with TSV Status and Developments","year":"2013","author":"vardaman","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702347"},{"journal-title":"TSV Silicon Interposer for High I\/O Applications","year":"2010","key":"ref5"},{"journal-title":"DRAM Remains the Status Quo","year":"2013","author":"ferro","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571899"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"journal-title":"A Reassessment of the Use of Wide-I\/O Memory in Smartphones","year":"2013","key":"ref9"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434016"},{"key":"ref45","first-page":"1414","article-title":"Developing mesochronous synchronizers to enable 3D NoCs","author":"loi","year":"2008","journal-title":"Proc Design Autom Test Eur (DATE)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2201760"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"journal-title":"AMBA AXI and ACE Protocol Specification","year":"2013","key":"ref42"},{"journal-title":"Micron’s DRAM Cube How it Almost Did Not Happen","year":"2013","author":"merritt","key":"ref41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2245375"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2073724"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7164363\/06876020.pdf?arnumber=6876020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:42:09Z","timestamp":1641987729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6876020"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":70,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2340013","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}