{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,16]],"date-time":"2023-09-16T06:27:47Z","timestamp":1694845667459},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tvlsi.2014.2341352","type":"journal-article","created":{"date-parts":[[2014,9,9]],"date-time":"2014-09-09T18:45:10Z","timestamp":1410288310000},"page":"1415-1428","source":"Crossref","is-referenced-by-count":4,"title":["High-Density RAM\/ROM Macros Using CMOS Gate-Array Base Cells: Hierarchical Verification Technique for Reducing Design Cost"],"prefix":"10.1109","volume":"23","author":[{"given":"Nobutaro","family":"Shibata","sequence":"first","affiliation":[]},{"given":"Yoshinori","family":"Gotoh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","first-page":"111","article-title":"A memory-oriented high-performance CMOS gate-array base cell: Memory cell architecture with top-metal-layer bitlines","author":"shibata","year":"2014","journal-title":"IEICE General Conf Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2051262"},{"key":"ref10","first-page":"31","article-title":"Development of 0.5- $\\mu$ m CMOS gate array with 100 MHz, 500-kilo gates and 3.3-V operation","author":"shibata","year":"1994"},{"key":"ref11","first-page":"1641","article-title":"High-performance memory macrocells with row and column sliceable architecture","volume":"e76 c","author":"shibata","year":"1993","journal-title":"IEICE Trans Electron"},{"key":"ref12","first-page":"51","article-title":"A 0.5- $\\mu$ m BiCMOS gate array LSI with highly stable on-chip 5V-3.3V supply voltage converter","author":"urano","year":"1992"},{"key":"ref13","first-page":"53","article-title":"A memory macro design methodology for gate arrays","author":"gotoh","year":"1992"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1985.1156853"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110141"},{"key":"ref16","first-page":"307","article-title":"Gate isolation: A novel basic cell configuration for CMOS gate arrays","author":"ohkura","year":"1982","journal-title":"IEEE Custom Integrated Circuits Conf (CICC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/CICC.1992.591852","article-title":"New base cell for high density gate array","author":"hashimoto","year":"1992","journal-title":"IEEE Custom Integrated Circuits Conf (CICC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1995.520716"},{"key":"ref19","first-page":"698","article-title":"A size-configurable two-port SRAM macrocell with power reduction architecture using a writing-enable signal","volume":"j81 c ii","author":"shibata","year":"1998","journal-title":"IEICE Trans"},{"key":"ref28","first-page":"247","article-title":"A 45 nm logic technology with high- $k+$ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref4","article-title":"DLM\/TLM compatible 1.0- $\\mu$ m gate array with over 100K usable gates","author":"kobayashi","year":"1988","journal-title":"IEEE Custom Integrated Circuits Conf (CICC) Dig Tech Papers"},{"key":"ref27","first-page":"243","article-title":"A highly scaled, high performance 45 nm bulk logic CMOS technology with 0.242 $\\mu $ $\\mathrm{m}^{2}$ SRAM cell","author":"cheng","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref3","first-page":"568","article-title":"A high performance 129K gate CMOS array","author":"wong","year":"1986","journal-title":"IEEE Custom Integrated Circuits Conf (CICC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1993.590755"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418915"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48250"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1989.56715"},{"key":"ref7","article-title":"A 120K-gate usable CMOS sea of gates packing 1.3M transistors","author":"suehiro","year":"1988","journal-title":"IEEE Custom Integrated Circuits Conf (CICC) Dig Tech Papers"},{"key":"ref2","first-page":"71","article-title":"The cell generator for quickly customized logic","author":"ohe","year":"1989"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.32010"},{"key":"ref1","year":"2013","journal-title":"Epson ASIC Product Catalog 2013"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/16.333844"},{"key":"ref22","first-page":"473","article-title":"A fast ROM macrocells for ASICs","volume":"j78 c ii","author":"shibata","year":"1995","journal-title":"IEICE Trans"},{"key":"ref21","first-page":"550","article-title":"Size-configurable 200-MHz low-power SRAM macros for MPEG2 video-encoding LSIs: Performance enhancement with embedded registers","volume":"j81 c ii","author":"shibata","year":"1998","journal-title":"IEICE Trans"},{"key":"ref24","first-page":"726","article-title":"Test structure for precise measurement of MOSFET’s matching properties","volume":"j86 c","author":"shimizu","year":"2003","journal-title":"IEICE Trans"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.280689"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129891"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7164363\/06894616.pdf?arnumber=6894616","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:09Z","timestamp":1642005729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6894616"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":32,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2341352","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}