{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T10:45:06Z","timestamp":1758278706419},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tvlsi.2014.2341834","type":"journal-article","created":{"date-parts":[[2014,8,12]],"date-time":"2014-08-12T18:27:15Z","timestamp":1407868035000},"page":"1499-1507","source":"Crossref","is-referenced-by-count":6,"title":["Simulation Methodology and Evaluation of Through Silicon Via (TSV)-FinFET Noise Coupling in 3-D Integrated Circuits"],"prefix":"10.1109","volume":"23","author":[{"given":"Brad D.","family":"Gaynor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soha","family":"Hassoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"3.1.1","article-title":"A 22 nm SoC platform technology featuring 3-D tri-gate and high- $k$ \/metal gate, optimized for ultra low power, high performance and high density SoC applications","author":"jan","year":"2012","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"ref10","year":"2013","journal-title":"Q3D Extractor v 12 0 2"},{"key":"ref11","year":"2013","journal-title":"HFSS v 15"},{"key":"ref12","article-title":"Multi-gate MOSFET compact model technical manual","author":"sriramkumar","year":"2012"},{"key":"ref13","year":"2012","journal-title":"Three-dimensional Simulation of 20 Nm FinFETs with Round Fin Corners and Tapered Fin Shape of TCAD Sentaurus"},{"key":"ref14","author":"morshed","year":"2011","journal-title":"BSIM470_Manual Pdf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref16","year":"2008","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306542"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2011.6100198"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2111351"},{"key":"ref4","year":"2011","journal-title":"Process Integration Devices and Structures"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510311"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101892"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703319"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2009.5338469"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JMEMS.2002.805206"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770813"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref9","year":"2012","journal-title":"Synopsys TCAD"},{"key":"ref1","first-page":"56","article-title":"A 22 nm IA multi-CPU and GPU system-on-chip","volume":"55","author":"damaraju","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510728"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2156380"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2012.6469413"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248903"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898756"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2166156"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187525"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7164363\/06876162.pdf?arnumber=6876162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:09Z","timestamp":1642005729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6876162"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2341834","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}