{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:28:17Z","timestamp":1768069697728,"version":"3.49.0"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1253670"],"award-info":[{"award-number":["CCF-1253670"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007245","name":"MARCO","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Defense Advanced Research Projects Agency, through the Center for Future Architectures Research and Systems on Nanoscale Information Fabrics"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tvlsi.2014.2342153","type":"journal-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T18:57:17Z","timestamp":1407524237000},"page":"1459-1470","source":"Crossref","is-referenced-by-count":32,"title":["Overcoming Computational Errors in Sensing Platforms Through Embedded Machine-Learning Kernels"],"prefix":"10.1109","volume":"23","author":[{"given":"Zhuo","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyong Ho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naveen","family":"Verma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"839","article-title":"Less is more: Active learning with support vector machines","author":"schohn","year":"2000","journal-title":"Proc ICML"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2009.5333790"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187527"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911352"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1117\/12.473427"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"1625","DOI":"10.1109\/JSSC.2013.2253226","article-title":"A low-power processor with configurable embedded machine-learning accelerators for high-order and adaptive analysis of medical-sensor signals","volume":"48","author":"lee","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref37","first-page":"100","article-title":"A $1.83~\\mu $ J\/classification nonlinear support-vector-machine-based patient-specific seizure classification SoC","author":"altaf","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042245"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763276"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"616","DOI":"10.1145\/1403375.1403525","article-title":"On modeling and testing of lithography related open faults in nano-CMOS circuits","author":"sreedhar","year":"2008","journal-title":"Proc Design Automation and Test Europe (DATE)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977293"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/BF00116828"},{"key":"ref11","first-page":"176","article-title":"Reliability challenges for 45 nm and beyond","author":"mcpherson","year":"2006","journal-title":"Proc 43rd Annu Design Autom Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837491"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref16","first-page":"1221","article-title":"FTMP—A highly reliable fault-tolerant multiprocess for aircraft","volume":"66","author":"hopkins","year":"1978"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"830","DOI":"10.1109\/DAC.2002.1012737","article-title":"Reliable and energy-efficient digital signal processing","author":"shanbhag","year":"2002","journal-title":"Proc 39th Annu Design Autom Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.253"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457059"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139152"},{"key":"ref4","first-page":"1","article-title":"Recognition, mining and synthesis moves computers to the era of tera","volume":"9","author":"dubey","year":"2005","journal-title":"Technol Intel Mag"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2000277"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211691"},{"key":"ref6","first-page":"2","article-title":"Opportunities and challenges for better than worst-case design","author":"austin","year":"2005","journal-title":"Proc Asia South Pacific Design Autom Conf"},{"key":"ref29","first-page":"8","article-title":"Variation-driven device sizing for minimum energy sub-threshold circuits","author":"kwong","year":"2006","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609253"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.113"},{"key":"ref7","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref2","first-page":"285","article-title":"A 1.2–0.55 V general-purpose biomedical processor with configurable machine-learning accelerators for high-order, patient-adaptive monitoring","author":"lee","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6289113"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465795"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/51.932724"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038718"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2006.11.009"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837411"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.055"},{"key":"ref42","first-page":"975","article-title":"Application of machine learning to epileptic seizure detection","author":"shoeb","year":"2010","journal-title":"Proc 27th Int Conf Mach Learn (ICML)"},{"key":"ref24","first-page":"39","article-title":"Applying support vector machines to imbalanced datasets","author":"akbani","year":"2004","journal-title":"Proc 15th Eur Conf Mach Learn"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511801389"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1161\/01.CIR.101.23.e215"},{"key":"ref26","author":"girard","year":"2010","journal-title":"OpenMSP430 Project"},{"key":"ref43","article-title":"Application of machine learning to epileptic seizure onset detection and treatment","author":"shoeb","year":"2009"},{"key":"ref25","author":"joachims","year":"1998","journal-title":"Text Categorization with Support Vector Machines Learning with Many Relevant Features"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7164363\/06874569.pdf?arnumber=6874569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,14]],"date-time":"2022-04-14T01:37:43Z","timestamp":1649900263000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6874569"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":46,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2342153","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}