{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,24]],"date-time":"2026-10-24T17:44:42Z","timestamp":1792863882873,"version":"4.5.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"chip fabrication sponsorship by MediaTek Singapore"},{"name":"Singapore Ministry of Education, Academic Research Fund, Sub-Cycle Error Correction for Resilient Ultralow Voltage VLSI Processing","award":["RG00003061"],"award-info":[{"award-number":["RG00003061"]}]},{"name":"Semiconductor Research Corporation\/UAEU\/ACE4S, Performing Simulations in an Advanced Complementary Metal-Oxide-Semiconductor Technology","award":["RG00005041"],"award-info":[{"award-number":["RG00005041"]}]},{"name":"Project entitled Unconventional Sizing for Enabling Low Power Digital Design from Memory to Combinatorial Logic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tvlsi.2014.2342932","type":"journal-article","created":{"date-parts":[[2014,8,13]],"date-time":"2014-08-13T22:19:26Z","timestamp":1407968366000},"page":"1390-1401","source":"Crossref","is-referenced-by-count":41,"title":["Novel Self-Body-Biasing and Statistical Design for Near-Threshold Circuits With Ultra Energy-Efficient AES as Case Study"],"prefix":"10.1109","volume":"23","author":[{"given":"Wenfeng","family":"Zhao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832943"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2141693"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.21236\/ADA434781","article-title":"A very compact Rijndael S-box","author":"canright","year":"2005"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.962283"},{"key":"ref35","year":"2011","journal-title":"Liberty NCX User Guide Version F-2011 06"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9660-2"},{"key":"ref10","author":"orshansky","year":"2008","journal-title":"Design for Manufacturability and Statistical Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010767"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039684"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091974"},{"key":"ref15","first-page":"1","article-title":"Ultra-low-power digital design with body biasing for low area and performance efficient operation","volume":"6","author":"meijer","year":"2011","journal-title":"ASP J Low Power Electron"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044917"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1049\/ip-ifs:20055006","article-title":"aes implementation on a grain of sand","volume":"152","author":"feldhofer","year":"2005","journal-title":"Information Security IEE Proceedings"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025952"},{"key":"ref28","first-page":"156","article-title":"Ultra-low voltage circuits and processor in 180 nm and 90 nm technologies with a swapped-body biasing technique","author":"narendra","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"178","article-title":"A 280 mV-to-1.1 V 256b reconfigurable SIMD vector permutation engine with 2-dimensional shuffle in 22 nm tri-gate CMOS","author":"hsu","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1085","DOI":"10.1109\/TCAD.2009.2018874","article-title":"Adjustment-based modeling for timing analysis under variability","volume":"28","author":"xie","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746332"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231011"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169311"},{"key":"ref5","article-title":"Near threshold computing: Challenges and opportunities","author":"krishnamurthy","year":"2012","journal-title":"Proc Workshop Near-Threshold Comput (WNTC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2240685"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref2","first-page":"402","article-title":"A modular 1 $\\mathrm{mm}^{3}$ die-stacked sensing platform with optimal communication and multi-modal energy harvesting","author":"lee","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"244","article-title":"13.8 A 32 kb SRAM for error-free and error-tolerant applications with dynamic energy-quality management in 28 nm CMOS","author":"frustaci","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"154","article-title":"28 nm high- $\\kappa $ metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor","author":"shin","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0005-z"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195479"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.40"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169689"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2124477"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7164363\/06877700.pdf?arnumber=6877700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:09Z","timestamp":1642005729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6877700"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":35,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2342932","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}