{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T17:31:30Z","timestamp":1649179890790},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2344051","type":"journal-article","created":{"date-parts":[[2014,8,15]],"date-time":"2014-08-15T19:44:24Z","timestamp":1408131864000},"page":"1868-1878","source":"Crossref","is-referenced-by-count":3,"title":["A Scalable Dependability Scheme for Routing Fabric of SRAM-Based Reconfigurable Devices"],"prefix":"10.1109","volume":"23","author":[{"given":"Sadegh","family":"Yazdanshenas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behnam","family":"Khaleghi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"13:1","DOI":"10.1145\/2390191.2390204","article-title":"SEU fault evaluation and characteristics for SRAM-based FPGA architectures and synthesis algorithms","volume":"18","author":"jing","year":"2013","journal-title":"ACM Trans Design Autom Electron Syst"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046212"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.33"},{"key":"ref34","article-title":"IWLS’93 benchmark set: Version 4.0","volume":"93","author":"mcelvain","year":"1993","journal-title":"Proc Distrib MCNC Int Workshop Logic Synth"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382552"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364504"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IITA.2008.336"},{"key":"ref13","year":"2008","journal-title":"Virtex-II Platform FPGA User Guide"},{"key":"ref14","year":"2011","journal-title":"Stratix-2 Platform FPGA Hand Book"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref16","first-page":"832","article-title":"A decoder-based switch box to mitigate soft errors in SRAM-based FPGAs","author":"ebrahimi","year":"2010","journal-title":"Asia South Pacific Design Autom Conf (ASP-DAC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2095435"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914902"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2229710"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419873"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.229"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837391"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732171"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2012.6187233"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105389"},{"key":"ref5","author":"carmichael","year":"2000","journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839516"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909795"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910426"},{"key":"ref20","first-page":"330","article-title":"Single-event-upset (SEU) awareness in FPGA routing","author":"golshan","year":"2007","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654113"},{"key":"ref23","first-page":"706","article-title":"Robust FPGA resynthesis based on fault-tolerant Boolean matching","author":"hu","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722219"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687422"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06879339.pdf?arnumber=6879339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6879339"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2344051","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}