{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,31]],"date-time":"2022-12-31T07:54:13Z","timestamp":1672473253629},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2345762","type":"journal-article","created":{"date-parts":[[2014,8,20]],"date-time":"2014-08-20T18:23:16Z","timestamp":1408558996000},"page":"1936-1940","source":"Crossref","is-referenced-by-count":2,"title":["Static Test Compaction for Low-Power Test Sets by Increasing the Switching Activity"],"prefix":"10.1109","volume":"23","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364648"},{"key":"ref3","article-title":"Preferred fill: A scalable method to reduce capture power for scan based designs","author":"remersaro","year":"2006","journal-title":"Proc Int Test Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275037"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030353"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022474"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.13"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907229"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.141"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419834"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/ISVLSI.2005.53","article-title":"On reducing peak current and power during test","author":"li","year":"2005","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282281"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06880855.pdf?arnumber=6880855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6880855"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":12,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2345762","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}