{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:07:12Z","timestamp":1761581232233},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2345774","type":"journal-article","created":{"date-parts":[[2014,9,8]],"date-time":"2014-09-08T20:58:07Z","timestamp":1410209887000},"page":"1969-1972","source":"Crossref","is-referenced-by-count":11,"title":["Systolic Gaussian Normal Basis Multiplier Architectures Suitable for High-Performance Applications"],"prefix":"10.1109","volume":"23","author":[{"given":"Reza","family":"Azarderakhsh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehran Mozaffari","family":"Kermani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siavash","family":"Bayat-Sarmadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chiou-Yng","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000728"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.08.002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.65"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158595"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006080"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/ARITH.2003.1207679","article-title":"A low complexity and a low latency bit parallel systolic multiplier over GF( $2^{\\rm m}$ ) using an optimal normal basis of type II","author":"kwon","year":"2003","journal-title":"Proc 16th IEEE Symp Comput Arithmetic"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.34"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.272"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016753"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-011-0654-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887835"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.70"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.87"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.138"},{"key":"ref8","first-page":"384","article-title":"Improved three-way split formulas for binary polynomial multiplication","author":"cenk","year":"2011","journal-title":"Proc 18th Int Workshop Sel Areas Cryptography"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.96"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13013-7_15"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1076"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937664"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13797-6_3"},{"key":"ref22","year":"2000","journal-title":"Digital signature standard"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.22"},{"key":"ref24","first-page":"76","article-title":"Efficient linear array for multiplication in $GF(2^{m})$ using a normal basis for elliptic curve cryptography","author":"kwon","year":"2014","journal-title":"Proc Int Workshop Cryptogr Hardware Embedded Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.10"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06891386.pdf?arnumber=6891386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6891386"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2345774","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}