{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:39:24Z","timestamp":1761323964580},"reference-count":82,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NanoSys Project","award":["ERC-AdG-246810"],"award-info":[{"award-number":["ERC-AdG-246810"]}]},{"name":"European Research Council (ERC) Multitherman Project","award":["ERC-AdG-291125"],"award-info":[{"award-number":["ERC-AdG-291125"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2346032","type":"journal-article","created":{"date-parts":[[2014,9,8]],"date-time":"2014-09-08T20:58:07Z","timestamp":1410209887000},"page":"1828-1841","source":"Crossref","is-referenced-by-count":3,"title":["Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory"],"prefix":"10.1109","volume":"23","author":[{"given":"Kyungsu","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2164538"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.7332118"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653753"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2010.5548142"},{"key":"ref76","year":"2014","journal-title":"Cadence Virtuoso Spectre Circuit Simulator"},{"key":"ref77","first-page":"574","article-title":"Full-chip interconnect power estimation and simulation considering concurrent repeater and flip-flop insertion","author":"liao","year":"2003","journal-title":"Proc ICCAD"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.138"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228427"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"ref31","first-page":"1","article-title":"3D multiprocessor with 3D NoC architecture based on Tezzaron technology","author":"jabbar","year":"2011","journal-title":"Proc IEEE 3DIC"},{"key":"ref30","first-page":"3337","article-title":"3D NoCs—Unifying inter & intra chip communication","author":"loi","year":"2010","journal-title":"Proc IEEE ISCAS"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176970"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017750"},{"key":"ref35","first-page":"496","article-title":"A 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O DRAM with $4\\times 128$ I\/Os using TSV-based stacking","author":"kim","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784499"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"ref63","year":"2014","journal-title":"ARM Cortex-M3 Processor Cortex-M Series"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090625"},{"key":"ref64","article-title":"CACTI 4.0","author":"tarjan","year":"2006"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021734"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28151-8_17"},{"key":"ref2","year":"2010","journal-title":"The Hypercore Architecture"},{"key":"ref1","year":"2014","journal-title":"Next Generation Cuda Architecture Code Named Fermi"},{"key":"ref20","article-title":"Wafer probing on fine-pitch micro-bumps for 2.5D- and 3D-SICs","author":"marinissen","year":"2011","journal-title":"Proc Southwest Test Workshop"},{"key":"ref22","first-page":"1","article-title":"ESD protection networks for 3D integrated circuits","author":"rosenbaum","year":"2011","journal-title":"Proc IEEE Int 3DIC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090049"},{"key":"ref24","first-page":"130","article-title":"Design and management of 3D chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proc of the 33rd ISCA"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref26","first-page":"251","article-title":"MIRA: A multi-layered on-chip interconnect router architecture","author":"park","year":"2008","journal-title":"Proc 35th ISCA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999957"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176490"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560225"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.82"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763213"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081643"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.59"},{"key":"ref54","first-page":"149","article-title":"Design and feasibility of multi-Gb\/s quasi-serial vertical interconnects based on TSVs for 3D ICs","author":"sun","year":"2010","journal-title":"Proc 18th IEEE\/IFIP VLSISoC"},{"key":"ref53","first-page":"207","article-title":"Chemical-mechanical polishing aware application-specific 3D NoC design","author":"jang","year":"2001","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457198"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2102780"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref40","first-page":"30","article-title":"A low-radix and low-diameter 3D interconnection network design","author":"xu","year":"2009","journal-title":"Proc IEEE 15th Int Symp HPCA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2176353"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref82","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref16","year":"2011","journal-title":"Omap 5 Platform"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380476"},{"key":"ref17","year":"2012","journal-title":"NovaThor Platform"},{"key":"ref18","year":"2012","journal-title":"Snapdragon S4 Processors"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2065990"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2010.5656418"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"ref5","author":"marwedel","year":"2010","journal-title":"Embedded System Design Embedded Systems Foundations of Cyber-physical Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954688"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.42"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630061"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457194"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034078"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159545"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973028"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"587","DOI":"10.1145\/1629911.1630062","article-title":"no cache-coherence: a single-cycle ring interconnection for multi-core l1-nuca sharing on 3d chips","author":"shu-hsuan chou","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06891362.pdf?arnumber=6891362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6891362"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":82,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2346032","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}