{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T16:44:48Z","timestamp":1791391488372,"version":"4.3.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2346542","type":"journal-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T19:45:17Z","timestamp":1408736717000},"page":"1661-1674","source":"Crossref","is-referenced-by-count":34,"title":["CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers"],"prefix":"10.1109","volume":"23","author":[{"given":"Vasile Gheorghita","family":"Gaitan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nicoleta Cristina","family":"Gaitan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ioan","family":"Ungurean","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2005.1612697"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2010.5521147"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2008.4697000"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2028359"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2006.34"},{"key":"ref11","first-page":"95","article-title":"A configurable hardware scheduler for real-time systems","author":"kuacharoen","year":"2003","journal-title":"Proc Engineering and Reconfigurable Systems and Algorithms"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275254"},{"key":"ref13","first-page":"1","article-title":"Real-time scheduling with hardware data structures","author":"bloom","year":"2010","journal-title":"Proc IEEE Real-Time Syst Symp"},{"key":"ref14","first-page":"131","article-title":"Hardware IP for scheduling of periodic tasks in multiprocessor systems","volume":"3","author":"jamal","year":"2008","journal-title":"WSEAS Trans Comput Res"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.224"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/202213.202217","article-title":"Interrupts as threads","volume":"29","author":"kelinman","year":"1995","journal-title":"ACM SIGOPS Operating Syst Rev"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRT.1991.144077"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1996.557849"},{"key":"ref19","first-page":"208","article-title":"Scalable architecture for real-time applications—SARA","author":"lindh","year":"1999","journal-title":"Proc 6th Int Conf Comput Aided Design Comput Graph (CAD\/CG)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127983"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2013.2266081"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44614-1_83"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2191754"},{"key":"ref6","first-page":"859","article-title":"Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers—Architecture description","author":"dodiu","year":"2012","journal-title":"Proc IEEE 35th Jubilee Int Conv Inf Commun Technol Electron Microelectron"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341486"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757922"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TRON.1995.494740"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2012.6220705"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2200214"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRT.1992.637466"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2183833"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119925"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RTC.2005.1547468"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047743"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/52.88945"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2007.4427426"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.1999.777467"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/92.748199"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06882237.pdf?arnumber=6882237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6882237"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":33,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2346542","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}