{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:36Z","timestamp":1759146816321,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2346712","type":"journal-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T15:45:17Z","timestamp":1408722317000},"page":"1965-1968","source":"Crossref","is-referenced-by-count":23,"title":["Efficient Hardware Implementation of Encoder and Decoder for Golay Code"],"prefix":"10.1109","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2988-3698","authenticated-orcid":false,"given":"Satyabrata","family":"Sarangi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swapna","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/49.1924"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/18.42214"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1049\/ip-e.1990.0025","article-title":"decoding the (24,12,8) golay code","volume":"137","author":"reed","year":"1990","journal-title":"Computers and Digital Techniques IEE Proceedings-"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"692","DOI":"10.1109\/18.54893","article-title":"On high-speed decoding of the (23, 12, 7) Golay code","volume":"36","author":"wei","year":"1990","journal-title":"IEEE Trans Inf Theory"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/18.79928"},{"key":"ref15","first-page":"61","article-title":"High-speed parallel VLSI-architecture for the (24, 12) Golay decoder with optimized permutation decoding","volume":"4","author":"cao","year":"1996","journal-title":"Proc IEEE Int Symp Circuits Syst Connecting World"},{"key":"ref16","first-page":"3295","article-title":"High-speed parallel hard and soft-decision Golay decoder: Algorithm and VLSI-architecture","volume":"6","author":"cao","year":"1996","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process (ICASSP)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/S0898-1221(00)00114-0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/ip-com:20000823"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1201\/b16944","author":"hankerson","year":"2000","journal-title":"Coding Theory and Cryptography The Essentials"},{"article-title":"Method, system, apparatus, and phone for error control of Golay encoded data signals","year":"2001","author":"classon","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:19931456"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ULTSYM.2010.5935811"},{"article-title":"Weighted erasure codec for the (24, 12) extended Golay code","year":"1983","author":"weng","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234528"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/54.922807"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.876247"},{"key":"ref1","first-page":"657","article-title":"Notes on digital coding","volume":"37","author":"golay","year":"1949","journal-title":"Proc IRE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VIUF.1997.623934"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICICS.2009.5397611"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2193575"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2010.08.015"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2276010"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463628"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06882242.pdf?arnumber=6882242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:38Z","timestamp":1641987698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6882242"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2346712","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}