{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:17:32Z","timestamp":1758892652715,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Mid-Career Researcher Program through the Ministry of Science, ICT and Future Planning, National Research Foundation","doi-asserted-by":"publisher","award":["2014R1A2A2A01002952"],"award-info":[{"award-number":["2014R1A2A2A01002952"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"IT Research and Development Program through the Ministry of Trade Industry and Energy, Korea Evaluation Institute of Industry Technology, Seoul, Korea","award":["10044092"],"award-info":[{"award-number":["10044092"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2347399","type":"journal-article","created":{"date-parts":[[2014,9,16]],"date-time":"2014-09-16T21:58:13Z","timestamp":1410904693000},"page":"1689-1699","source":"Crossref","is-referenced-by-count":6,"title":["Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT\/IFFT Processors"],"prefix":"10.1109","volume":"23","author":[{"given":"Eun Ji","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jea Hack","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myung Hoon","family":"Sunwoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052211"},{"article-title":"Efficient implementation of FFT processing elements","year":"1997","author":"widhe","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206798"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147338"},{"key":"ref31","first-page":"1","article-title":"Area-efficient architectural design of radix-4 pipeline fast Fourier transform processor","author":"chung","year":"2004","journal-title":"Proc Workshop Consum Electron Signal Process"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852007"},{"journal-title":"Theory and Application of Digital Signal Processing","year":"1975","author":"rabiner","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2009.5201181"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937905"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"2422","DOI":"10.1109\/TCSI.2013.2246251","article-title":"FFT architectures for real-valued signals based on radix-23 and radix-24 algorithms","volume":"60","author":"garrido","year":"2013","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"journal-title":"Discrete-Time Signal Processing","year":"1999","author":"oppenheim","key":"ref40"},{"journal-title":"The Fast Fourier Transform and Its Applications","year":"1988","author":"brigham","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544792"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2008.4649138"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307577"},{"key":"ref15","first-page":"693","article-title":"A 2048 complex point FFT architecture for digital audio broadcasting system","author":"choi","year":"2000","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846667"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCS.2010.5543105"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2006.364733"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2077314"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180430"},{"year":"2000","key":"ref4"},{"key":"ref27","first-page":"2594","article-title":"Design of low-power, 1 GS\/s throughput FFT processor for MIMO-OFDM UWB communication system","author":"liu","year":"2007","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"year":"2006","key":"ref3"},{"year":"2004","key":"ref6"},{"key":"ref29","first-page":"960","article-title":"A high-speed four-parallel radix- $2^{4}$ FFT\/IFFT processor for UWB applications","author":"shin","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"year":"2001","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2007.911888"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1364\/OE.16.006378"},{"year":"2008","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2017125"},{"year":"2012","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.748190"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2105512"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0240-4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182068"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"ref23","first-page":"257","article-title":"Designing pipeline FFT processor for OFDM (de)modulation","author":"he","year":"1998","journal-title":"Proc Int Symp Signals Syst Electron"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2048373"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176163"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06892965.pdf?arnumber=6892965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:38Z","timestamp":1641987698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6892965"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":41,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2347399","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}