{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,9]],"date-time":"2023-08-09T08:27:21Z","timestamp":1691569641140},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Research Grants Council, Hong Kong Special Administrative Region, Hong Kong","award":["CityU 123811","CityU 123210"],"award-info":[{"award-number":["CityU 123811","CityU 123210"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2349493","type":"journal-article","created":{"date-parts":[[2014,9,17]],"date-time":"2014-09-17T01:58:13Z","timestamp":1410919093000},"page":"1640-1650","source":"Crossref","is-referenced-by-count":3,"title":["Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning"],"prefix":"10.1109","volume":"23","author":[{"given":"Mengying","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","year":"2014","journal-title":"MathWorks"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838919"},{"key":"ref10","first-page":"27","article-title":"ILP-based scheme for timing variation-aware scheduling and resource binding","author":"chen","year":"2008","journal-title":"Proc Int SOC Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031676"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176646"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796445"},{"key":"ref14","first-page":"689","article-title":"Minimizing leakage power in aging-bounded high-level synthesis with design time multi-Vth assignment","author":"chen","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref15","first-page":"971","article-title":"High-level synthesis for minimum-area low-power clock gating","volume":"28","author":"huang","year":"2012","journal-title":"J Inf Sci Eng"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397330"},{"key":"ref17","first-page":"137","article-title":"Timing variation-aware task scheduling and binding for MPSoC","author":"chon","year":"2009","journal-title":"Proc ASP-DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594770"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000252"},{"key":"ref28","first-page":"100","article-title":"Initialization, mutation and selection methods in genetic algorithms for function optimization","author":"bramlette","year":"1991","journal-title":"Proc Int Conf Genetic Algorithms"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169689"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1007\/3-540-54563-8_104","article-title":"A study of crossover operators in genetic programming","author":"spears","year":"1991","journal-title":"Proc Int Symp Methodol Intell Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006057"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413152"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041868"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167535"},{"key":"ref9","author":"gajski","year":"1992","journal-title":"High-Level Synthesis Introduction to Chip and System Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.050"},{"key":"ref20","first-page":"1063","article-title":"A variation aware high level synthesis framework","author":"wang","year":"2008","journal-title":"Proc DATE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654344"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397302"},{"key":"ref24","first-page":"926","article-title":"Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100 nm technologies","author":"datta","year":"2005","journal-title":"Proc DATE"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2465529.2465755"},{"key":"ref26","author":"goldberg","year":"1989","journal-title":"Genetic Algorithms in Search Optimization and Machine Learning"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/92.502191"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06893057.pdf?arnumber=6893057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6893057"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":31,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2349493","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}