{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,21]],"date-time":"2026-09-21T14:22:02Z","timestamp":1790000522479,"version":"4.0.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["NSC-102-2221-E-197-035"],"award-info":[{"award-number":["NSC-102-2221-E-197-035"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["NSC-102-2218-E-197-001"],"award-info":[{"award-number":["NSC-102-2218-E-197-001"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2350017","type":"journal-article","created":{"date-parts":[[2014,9,9]],"date-time":"2014-09-09T14:45:10Z","timestamp":1410273910000},"page":"1793-1800","source":"Crossref","is-referenced-by-count":63,"title":["Area-Efficient 128- to 2048\/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems"],"prefix":"10.1109","volume":"23","author":[{"given":"Chu","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mao-Hsu","family":"Yen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"960","article-title":"A high-speed four-parallel radix- $2^{4}$ FFT\/IFFT processor for UWB applications","author":"shin","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SPCOM.2010.5560499"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2011.5735479"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888764"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2013.6664812"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/9780470822500"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2011.6126703"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S0065-2458(08)60610-5"},{"key":"ref4","first-page":"14","article-title":"Energy-efficient $128\\sim 2048$ \/1536-point FFT processor with resource block mapping for 3 GPP-LTE system","author":"peng","year":"2010","journal-title":"Proc Int Conf Green Circuits Syst"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1306","DOI":"10.1155\/S1110865703309060","article-title":"VLSI design of a variable-length FFT\/IFFT processor for OFDM-based communication systems","volume":"2003","author":"kuo","year":"2003","journal-title":"EURASIP J Appl Signal Process"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.723029"},{"key":"ref5","first-page":"257","article-title":"Designing pipeline FFT processor for OFDM (de)modulation","volume":"29","author":"he","year":"1998","journal-title":"Proc URSI Int Symp Signals Syst Electron"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852007"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.811439"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.748190"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20041224"},{"key":"ref20","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06894626.pdf?arnumber=6894626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:38Z","timestamp":1641987698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6894626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":20,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2350017","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}