{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T23:22:39Z","timestamp":1792970559108,"version":"4.5.0"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2350540","type":"journal-article","created":{"date-parts":[[2014,9,10]],"date-time":"2014-09-10T18:54:22Z","timestamp":1410375262000},"page":"1941-1945","source":"Crossref","is-referenced-by-count":11,"title":["A 28-nm CMOS 7-GS\/s 6-bit DAC With DfT Clock and Memory Reaching SFDR &gt;50 dB Up to 1 GHz"],"prefix":"10.1109","volume":"23","author":[{"given":"Georgi I.","family":"Radulov","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Patrick J.","family":"Quinn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arthur H. M.","family":"van Roermund","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-0347-6"},{"key":"ref3","first-page":"458","article-title":"A 14b 3\/6 GHz current-steering RF DAC in 0.18 $\\mu $ m CMOS with 66 dB ACLR at 2.9 GHz","author":"engel","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref6","first-page":"194","article-title":"A 56 GS\/S 6b DAC in 65 nm CMOS with $256\\times 6$ b memory","author":"greshishchev","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2298055"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"270","DOI":"10.5573\/JSTS.2012.12.3.270","article-title":"A 6-bit 3.3 GS\/s current-steering DAC with stacked unit cell structure","volume":"12","author":"si-nai","year":"2012","journal-title":"J Semicond Technol Sci"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2220696"},{"key":"ref2","first-page":"64","article-title":"A 3 GS\/s, 9b, 1.2V single supply, pure binary DAC with >50 dB SFDR up to 1.5 GHz in 65 nm CMOS","author":"tual","year":"2011","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref9","first-page":"74","article-title":"A 12b 2.9 GS\/s DAC with IM3 << ?60 dBc beyond 1 GHz in 65 nm CMOS","author":"lin","year":"2009","journal-title":"Proc IEEE ISSCC"},{"key":"ref1","article-title":"Studies on high-speed digital-to-analog conversion","author":"sidharth balasubramanian","year":"2013"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06894216.pdf?arnumber=6894216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6894216"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":9,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2350540","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}