{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:41:31Z","timestamp":1793205691564,"version":"4.5.0"},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2010-HJ-2079"],"award-info":[{"award-number":["2010-HJ-2079"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2011-HJ-2167"],"award-info":[{"award-number":["2011-HJ-2167"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2352354","type":"journal-article","created":{"date-parts":[[2014,9,15]],"date-time":"2014-09-15T14:42:30Z","timestamp":1410792150000},"page":"1616-1627","source":"Crossref","is-referenced-by-count":31,"title":["McPAT-PVT: Delay and Power Modeling Framework for FinFET Processor Architectures Under PVT Variations"],"prefix":"10.1109","volume":"23","author":[{"given":"Aoxiang","family":"Tang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun-Yi","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref33","year":"2010","journal-title":"Sentaurus TCAD Manual"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227850"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref30","first-page":"240","article-title":"A 1.2 GHz Alpha microprocessor with 44.8 GB\/s chip pin bandwidth","author":"jain","year":"2001","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref37","article-title":"Timing models for MOS circuits","author":"horowitz","year":"1983"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"ref35","first-page":"350","article-title":"FinPrin: Analysis and optimization of FinFET logic circuits under PVT variations","author":"yang","year":"2013","journal-title":"Proc 26th Int Conf VLSI Design 12th Int Conf Embedded Syst"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017431"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260569"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2567670"},{"key":"ref2","year":"2012","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167526"},{"key":"ref20","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371262"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998259"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945389"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883924"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2005.1496752"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2491678"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810285"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090739"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187577"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601905"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271868"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/12.805163"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001140"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000726"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895754"},{"key":"ref13","first-page":"639","article-title":"Fast thermal simulation for architecture level dynamic thermal management","author":"liu","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2142183"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.129"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.59"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.13"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492731"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147047"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450554"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413133"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887810"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887809"},{"key":"ref49","year":"2010","journal-title":"Synopsys Design Compiler Manuals"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006043"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.182"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2006.284456"},{"key":"ref48","first-page":"247","article-title":"Low power 8 T SRAM using 32 nm independent gate FinFET technology","author":"kim","year":"2008","journal-title":"Proc Int SOC Conf"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252031"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"ref41","first-page":"71","article-title":"Parameterized block-based statistical timing analysis with non-Gaussian parameters, nonlinear delay functions","author":"chang","year":"2005","journal-title":"Proc 42nd Design Autom Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077607"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06898862.pdf?arnumber=6898862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:38Z","timestamp":1641987698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6898862"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":59,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2352354","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}