{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:20Z","timestamp":1740133280022,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1117975"],"award-info":[{"award-number":["CCF-1117975"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2352937","type":"journal-article","created":{"date-parts":[[2014,9,26]],"date-time":"2014-09-26T19:29:34Z","timestamp":1411759774000},"page":"1577-1590","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation"],"prefix":"10.1109","volume":"23","author":[{"given":"Bao","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"journal-title":"PrimeTime Advanced OCV Technology","year":"2009","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.913761"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.1002\/9780470316641","author":"seber","year":"1984","journal-title":"Multivariate Observations"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043570"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681642"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043591"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585361"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.59"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387378"},{"key":"ref14","first-page":"405","article-title":"Variation-aware performance verification using at-speed structural test and statistical timing","author":"iyengar","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297686"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117297"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008739"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065607"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781312"},{"key":"ref28","first-page":"37","article-title":"A statistical fault coverage metric for realistic path delay faults","author":"qiu","year":"2004","journal-title":"Proc 22nd IEEE VLSI Test Symp"},{"key":"ref4","first-page":"381","article-title":"Variational delay metrics for interconnect timing analysis","author":"agarwal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1141277.1141664"},{"key":"ref3","first-page":"658","article-title":"Statistical gate delay model considering multiple input switching","author":"agarwal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386956"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927671"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2190067"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179042"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253588"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337547"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.205010"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382621"},{"key":"ref24","first-page":"460","article-title":"Statistical timing analysis based on a timing yield model","author":"najm","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"556","DOI":"10.1109\/DAC.2002.1012687","article-title":"A general probabilistic framework for worst case timing analysis","author":"orshansky","year":"2002","journal-title":"Proc 39th Design Autom Conf"},{"key":"ref25","first-page":"337","article-title":"Fast statistical timing analysis handling arbitrary delay correlations","author":"orshansky","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7217857\/6912006-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06912006.pdf?arnumber=6912006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:32Z","timestamp":1649443712000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6912006\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":37,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2352937","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}