{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T08:06:30Z","timestamp":1761293190330},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2353058","type":"journal-article","created":{"date-parts":[[2014,9,24]],"date-time":"2014-09-24T20:13:57Z","timestamp":1411589637000},"page":"1920-1930","source":"Crossref","is-referenced-by-count":10,"title":["Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma\u2013Delta Modulators"],"prefix":"10.1109","volume":"23","author":[{"given":"Chang-Joon","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marvin","family":"Onabajo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hemasundar Mohan","family":"Geddada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aydin Ilker","family":"Karsilayan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Silva-Martinez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2050942"},{"key":"ref11","first-page":"14","author":"chiang","year":"2007","journal-title":"Design for Manufacturability and Yield for Nano-Scale CMOS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903053"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013628"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1429","DOI":"10.1109\/JSSC.2013.2252516","article-title":"A 6-b 4.1-GS\/s flash ADC with time-domain latch interpolation in 90-nm CMOS","volume":"48","author":"kim","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852198"},{"key":"ref17","article-title":"Design techniques to improve blocker tolerance of continuous-time $\\Delta \\Sigma $ ADCs","author":"geddada","year":"0","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.192047"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref4","first-page":"443","article-title":"A 6.1 GS\/s 52.8 mW 43 dB DR 80 MHz bandwidth 2.4 GHz RF bandpass $\\Delta \\Sigma $ ADC in 40 nm CMOS","author":"ryckaert","year":"2010","journal-title":"Proc IEEE RFIC Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820856"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2099893"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829925"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884332"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.801191"},{"key":"ref1","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.873829"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2296-9_4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9727-1"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196730"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06909078.pdf?arnumber=6909078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6909078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":23,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2353058","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}