{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,30]],"date-time":"2026-09-30T06:07:58Z","timestamp":1790748478240,"version":"4.1.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2355230","type":"journal-article","created":{"date-parts":[[2014,9,29]],"date-time":"2014-09-29T19:30:21Z","timestamp":1412019021000},"page":"1760-1771","source":"Crossref","is-referenced-by-count":16,"title":["Silicon-Validated Power Delivery Modeling and Analysis on a 32-nm DDR I\/O Interface"],"prefix":"10.1109","volume":"23","author":[{"given":"Cheng","family":"Zhuo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gustavo","family":"Wilke","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ritochit","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alaeddin A.","family":"Aydiner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sourav","family":"Chakravarty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei-Kai","family":"Shih","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.1998.733959"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379023"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.980256"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850863"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802271"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681645"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917587"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429434"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935530"},{"key":"ref19","first-page":"513","article-title":"Quick on-chip self- and mutual-inductance screen","author":"lin","year":"2000","journal-title":"Proc Int Symp Quality Electronic Design"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/LPE.2000.155274","article-title":"Model and analysis for combined package and on-chip power grid simulation","author":"panda","year":"2000","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146964"},{"key":"ref6","first-page":"509","article-title":"Full-chip vectorless dynamic power integrity analysis and verification against 100 uV\/100 ps-resolution measurement","author":"lin","year":"2004","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.79"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653721"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382626"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837511"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249495"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277229"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.808683"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2003.815528"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/5.929651"},{"key":"ref24","first-page":"40","article-title":"A geometric approach for early power grid verification using current constraints","author":"ferzli","year":"2007","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2003.819378"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837484"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06912986.pdf?arnumber=6912986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:38Z","timestamp":1642005698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6912986"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":25,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2355230","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}