{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:07:18Z","timestamp":1761581238876,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Terascale Reliable Adaptive Memory Systems Project","award":["FP7 248789"],"award-info":[{"award-number":["FP7 248789"]}]},{"DOI":"10.13039\/501100003329","name":"Spanish Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"crossref","award":["JCI-2010-07083","TEC2008-01856"],"award-info":[{"award-number":["JCI-2010-07083","TEC2008-01856"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tvlsi.2014.2355873","type":"journal-article","created":{"date-parts":[[2014,10,2]],"date-time":"2014-10-02T14:47:49Z","timestamp":1412261269000},"page":"1951-1955","source":"Crossref","is-referenced-by-count":9,"title":["Adaptive Proactive Reconfiguration: A Technique for Process-Variability- and Aging-Aware SRAM Cache Design"],"prefix":"10.1109","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5774-1473","authenticated-orcid":false,"given":"Peyman","family":"Pouyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Esteve","family":"Amat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Rubio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VTS.2012.6231060"},{"key":"ref11","first-page":"131","article-title":"45 nm transistor reliability","volume":"12","author":"hicks","year":"2008","journal-title":"Intel Technol J"},{"key":"ref12","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"1998","journal-title":"Proc Int Test Conf"},{"year":"2013","journal-title":"Matlab 2011Ra","key":"ref13"},{"key":"ref14","first-page":"1","article-title":"Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ","author":"kang","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1837274.1837486"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/VTS.2010.5469614"},{"year":"2013","journal-title":"Predictive Technology Models (PTM)","key":"ref17"},{"key":"ref18","first-page":"502","article-title":"A 45 nm single power supply SRAM supporting low voltage operation down to 0.6 V","author":"barasinski","year":"2008","journal-title":"Proc 34th European Solid-State Circuits Conf (ESSCIRC)"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/CICC.2011.6055311"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/4.84942"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1016\/j.microrel.2009.03.016"},{"key":"ref6","first-page":"1","article-title":"Proactive recovery for BTI in high-k SRAM cells","author":"li","year":"2011","journal-title":"Proc Design Autom Test Eur (DATE)"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISCA.2008.30"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/VLSIT.2006.1705198"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/IPFA.2008.4588195"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/DDECS.2007.4295256"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JPROC.2010.2057230"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/IEDM.2007.4419069"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7217857\/06915734.pdf?arnumber=6915734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:38Z","timestamp":1641987698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6915734"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":19,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2355873","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}