{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T01:49:17Z","timestamp":1775267357617,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Binational Science Foundation","award":["2012139"],"award-info":[{"award-number":["2012139"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1329374"],"award-info":[{"award-number":["CCF-1329374"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Qualcomm Corporation, San Diego, CA, USA"},{"name":"Cisco Systems, San Jose, CA, USA"},{"name":"Samsung Electronics, San Diego, CA, USA"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2357441","type":"journal-article","created":{"date-parts":[[2014,10,31]],"date-time":"2014-10-31T18:55:42Z","timestamp":1414781742000},"page":"2077-2089","source":"Crossref","is-referenced-by-count":13,"title":["Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits"],"prefix":"10.1109","volume":"23","author":[{"given":"Ioannis","family":"Savidis","sequence":"first","affiliation":[]},{"given":"Boris","family":"Vaisband","sequence":"additional","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2010.2093876"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815975"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702379"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1335","DOI":"10.1109\/TCAD.2013.2261120","article-title":"Through silicon via aware design planning for thermally efficient 3-D integrated circuits","volume":"32","author":"yibo","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref31","year":"0","journal-title":"Tezzaron Semiconductor"},{"key":"ref30","year":"1960","journal-title":"Tungsten Sheet Rolling Program Phase 1 Technical Progress Report"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1364\/OE.20.004331"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294402"},{"key":"ref35","first-page":"692","article-title":"A 4.6W\/ $\\mathrm{mm}^{2}$ power density 86% efficiency on-chip switched capacitor DC-DC converter in 32 nm SOI CMOS","author":"andersen","year":"2013","journal-title":"Proc IEEE Appl Power Electron Conf Expo"},{"key":"ref34","first-page":"432","article-title":"FIVR-fully integrated voltage regulators on 4th generation intel core SoCs","author":"burton","year":"2014","journal-title":"Proc IEEE Appl Power Electron Conf Expo"},{"key":"ref10","first-page":"878","article-title":"Compact thermal modeling for temperature-aware design","author":"wei huang","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.11.005"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref14","first-page":"1131","article-title":"Wire congestion and thermal aware 3D global placement","author":"balakrishnan","year":"2005","journal-title":"Proc IEEE Asia South Pacific Design Autom Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1767","DOI":"10.1109\/TCAD.2012.2196435","article-title":"Efficient thermal simulation for 3-D IC with thermal through-silicon vias","volume":"31","author":"oh","year":"2012","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2144596"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1115\/1.1839582"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672173"},{"key":"ref4","first-page":"727","article-title":"Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs","author":"im","year":"2000","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.1458057"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375238"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1063\/1.1713251"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2008.4675934"},{"key":"ref5","first-page":"1","article-title":"Thermo-mechanical simulations for 4-layer stacked IC packages","author":"hsieh","year":"2008","journal-title":"Proc Int Conf Thermal Mech Multi-Phys Simulation Experim Microelectron Micro-Syst EuroSimE"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1989.39295"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2009.2020916"},{"key":"ref7","first-page":"1139","article-title":"Thermal modeling and design of 3D integrated circuits","author":"jain","year":"2008","journal-title":"Proc Intersoc Conf Thermal Thermomech Phenomena Electron Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"ref1","first-page":"885","article-title":"On thermal effects in deep sub-micron VLSI interconnects","author":"banerjee","year":"1999","journal-title":"Proc 36th Design Autom Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4549941"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1115\/1.4000885"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2009.2035999"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550031"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248970"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref23","first-page":"2237","article-title":"Thermal analysis and active cooling management for 3D MPSoCs","author":"sabry","year":"2011","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.134.A1058"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550025"},{"key":"ref25","article-title":"HotSpot—A chip and package compact thermal modeling methodology for VLSI design","author":"huang","year":"2007"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06942204.pdf?arnumber=6942204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:25Z","timestamp":1642003165000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6942204"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":44,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2357441","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}