{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T21:54:05Z","timestamp":1759701245647},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2358699","type":"journal-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T18:43:39Z","timestamp":1413312219000},"page":"2034-2042","source":"Crossref","is-referenced-by-count":9,"title":["A Fast Modular Method for True Variation-Aware Separatrix Tracing in Nanoscaled SRAMs"],"prefix":"10.1109","volume":"23","author":[{"given":"Adam","family":"Teman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman","family":"Visotsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001903"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010818"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456943"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393954"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837414"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541786"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.64"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271622"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.12.005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164009"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231020"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100557"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261061"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"ref3","first-page":"315","article-title":"Analytical modeling of SRAM dynamic stability","author":"zhang","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref29","volume":"3","author":"khalil","year":"2002","journal-title":"Nonlinear Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681601"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2004.837042"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051221"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512778"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2007.4437516"},{"key":"ref1","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","first-page":"239","article-title":"Definitions of noise margin in logic systems","volume":"89","author":"hill","year":"1967","journal-title":"Mullard Tech Commun"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/13.241612"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1052035"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696326"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883344"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06923443.pdf?arnumber=6923443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:24Z","timestamp":1642003164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6923443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2358699","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}