{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T20:16:14Z","timestamp":1782936974721,"version":"3.54.5"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2358716","type":"journal-article","created":{"date-parts":[[2014,10,2]],"date-time":"2014-10-02T18:47:49Z","timestamp":1412275669000},"page":"2209-2220","source":"Crossref","is-referenced-by-count":101,"title":["FPGA Implementation of Orthogonal Matching Pursuit for Compressive Sensing Reconstruction"],"prefix":"10.1109","volume":"23","author":[{"given":"Hassan","family":"Rabah","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abbes","family":"Amira","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Basant Kumar","family":"Mohanty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Somaya","family":"Almaadeed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pramod Kumar","family":"Meher","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68111-3_15"},{"key":"ref11","first-page":"114","article-title":"A reconfigurable processing element implementation for matrix inversion using Cholesky decomposition","volume":"3","author":"happonen","year":"2004","journal-title":"World Acad Sci Eng Technol"},{"key":"ref12","article-title":"High performance reconfigurable computing for Cholesky decomposition","author":"yang","year":"2009","journal-title":"Proc Symp Appl Accel High Perform Comput (UIUC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537976"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271921"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2013.6504167"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSPA.2012.6310501"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463559"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01585529"},{"key":"ref19","year":"2012","journal-title":"Virtex-5 FPGA XtremeDSP design considerations"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/78.258082"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CISS.2009.5054716"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2214636"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2011-34"},{"key":"ref8","first-page":"769715-1","article-title":"An evaluation of GPU acceleration for sparse reconstruction","volume":"7697","author":"braun","year":"2010","journal-title":"Proc SPIE Signal Process Sensor Fusion Target Recognit XIX"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2007.909108"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937688"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2007.914731"},{"key":"ref9","first-page":"151","article-title":"Fast GPU implementation of sparse signal recovery from random projections","volume":"17","author":"andrecut","year":"2009","journal-title":"Eng Lett"},{"key":"ref20","year":"2013","journal-title":"Division Algorithm"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2173682"},{"key":"ref21","year":"2012","journal-title":"System Generator for DSP"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06915750.pdf?arnumber=6915750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:24Z","timestamp":1642003164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6915750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":22,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2358716","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}