{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:20Z","timestamp":1740133280404,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["ERC-2009-AdG-246810"],"award-info":[{"award-number":["ERC-2009-AdG-246810"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2358884","type":"journal-article","created":{"date-parts":[[2014,10,8]],"date-time":"2014-10-08T18:53:12Z","timestamp":1412794392000},"page":"2103-2115","source":"Crossref","is-referenced-by-count":10,"title":["Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture"],"prefix":"10.1109","volume":"23","author":[{"given":"Shashikanth","family":"Bobba","sequence":"first","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514954"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863196"},{"key":"ref12","first-page":"344","article-title":"Exact combinatorial optimization methods for physical design of regular logic bricks","author":"taylor","year":"2007","journal-title":"44th ACM\/IEEE DAC '07 Proc"},{"article-title":"Technology mapping for VLSI circuits","year":"1994","author":"mailhot","key":"ref13"},{"journal-title":"Spectral Techniques in Digital Logic","year":"1985","author":"hurst","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228369"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/pssb.200776154"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1849"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4510963"},{"journal-title":"Threshold Logic and Its Applications","year":"1971","author":"muroga","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391556"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2012","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2009.5331516"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.55210"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.55207"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2007.4450080"},{"key":"ref9","first-page":"310111","article-title":"Maximization of layout printability\/manufacturability by extreme layout regularity","volume":"6","author":"tejas","year":"2007","journal-title":"J Micro\/Nanolith"},{"key":"ref1","first-page":"717","article-title":"High performance 5 nm radius twin silicon nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability","author":"suk","year":"2005","journal-title":"Proc IEEE IEDM"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090742"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724456"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024921"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"journal-title":"Introduction to VLSI Systems","year":"1979","author":"mead","key":"ref23"},{"journal-title":"Synopsys Design Compiler","year":"2000","key":"ref26"},{"journal-title":"Contemporary Logic Design","year":"1994","author":"katz","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06918540.pdf?arnumber=6918540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:24Z","timestamp":1642003164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6918540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2358884","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}