{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:21Z","timestamp":1740133281024,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CCF-0964606"],"award-info":[{"award-number":["CCF-0964606"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2359371","type":"journal-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T18:43:39Z","timestamp":1413312219000},"page":"2009-2022","source":"Crossref","is-referenced-by-count":0,"title":["Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity"],"prefix":"10.1109","volume":"23","author":[{"given":"Christos","family":"Vezyrtzis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yannis","family":"Tsividis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven M.","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2336532"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.882822"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/el:20031015"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2092132"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915784"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2011586"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1994.344633"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378660"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164031"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835809"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.5947"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/9780470517147"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746298"},{"key":"ref15","first-page":"1","article-title":"A novel low power 11-bit hybrid ADC using flash and delay line architectures","author":"lee","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020947"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/5.740020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.71"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378480"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937589"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.88"},{"key":"ref3","first-page":"60","article-title":"A 120 nm low power asynchronous ADC","author":"allier","year":"2005","journal-title":"Proc ISPLED"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90036-C"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162186"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480191"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1417-6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref1","first-page":"198","article-title":"Asynchronous FIR filters: Towards a new digital processing chain","author":"aeschlimann","year":"2004","journal-title":"Proc IEEE 10th Int Symp Asynchron Circuits Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2002.807121"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2036334"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996719"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005456"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378726"},{"key":"ref26","first-page":"45","article-title":"An on-chip dynamically recalibrated delay line for embedded self-timed systems","author":"taylor","year":"2000","journal-title":"Proc Int Symp Adv Res Asynch Circuits Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90032-8"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06922591.pdf?arnumber=6922591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:24Z","timestamp":1642003164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6922591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2359371","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}