{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,8]],"date-time":"2026-09-08T12:55:12Z","timestamp":1788872112590,"version":"build-2803163510"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1216457"],"award-info":[{"award-number":["CCF-1216457"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2360067","type":"journal-article","created":{"date-parts":[[2014,10,29]],"date-time":"2014-10-29T15:13:22Z","timestamp":1414595602000},"page":"1987-2000","source":"Crossref","is-referenced-by-count":9,"title":["FDR 2.0: A Low-Power Dynamically Reconfigurable Architecture and Its FinFET Implementation"],"prefix":"10.1109","volume":"23","author":[{"given":"Ting-Jung","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1777401.1777403"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc 7th Int Workshop Field-Program Logic Appl"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1568485.1568487"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413133"},{"key":"ref15","year":"2013","journal-title":"TCAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081437"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024918"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.748165"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853700"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1629091.1629093"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169996"},{"key":"ref6","first-page":"93","article-title":"Design perspectives on 22 nm CMOS and beyond","author":"borkar","year":"2009","journal-title":"Proc 46th ACM\/IEEE Des Autom Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294694"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770805"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629091.1629092"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref9","first-page":"47","article-title":"Dynamically programmable gate arrays: A step toward increased computational density","author":"dehon","year":"1996","journal-title":"Proc Canadian Workshop Field-Programmable Devices"},{"key":"ref20","first-page":"330","article-title":"MediaBench: A tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"Proc 30th Annu ACM\/IEEE Int Symp Microarchitecture"},{"key":"ref22","first-page":"46","article-title":"Synthesis of heterogeneous distributed architectures for memory-intensive applications","author":"huang","year":"2003","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2006.284456"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252031"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06939705.pdf?arnumber=6939705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T13:38:39Z","timestamp":1730209119000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6939705\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":24,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2360067","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}